##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

modif APB_fifo
martin -
r91:0d940e249f25 martin
parent child
Show More
Show file before | Show file after | Hide comments
@@ -0,0 +1,70
1 ------------------------------------------------------------------------------
2 -- This file is a part of the LPP VHDL IP LIBRARY
3 -- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
4 --
5 -- This program is free software; you can redistribute it and/or modify
6 -- it under the terms of the GNU General Public License as published by
7 -- the Free Software Foundation; either version 3 of the License, or
8 -- (at your option) any later version.
9 --
10 -- This program is distributed in the hope that it will be useful,
11 -- but WITHOUT ANY WARRANTY; without even the implied warranty of
12 -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 -- GNU General Public License for more details.
14 --
15 -- You should have received a copy of the GNU General Public License
16 -- along with this program; if not, Write_int to the Free Software
17 -- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
18 -------------------------------------------------------------------------------
19 -- Author : Martin Morlot
20 -- Mail : martin.morlot@lpp.polytechnique.fr
21 -------------------------------------------------------------------------------
22 library IEEE;
23 use IEEE.numeric_std.all;
24 use IEEE.std_logic_1164.all;
25
26 entity LocalReset is
27 port(
28 clk : in std_logic;
29 raz : in std_logic;
30 Rz : in std_logic;
31 rstf : out std_logic
32 );
33 end LocalReset;
34
35
36 architecture ar_LocalReset of LocalReset is
37
38 signal Rz_reg : std_logic;
39
40 type state is (st0);
41 signal ect : state;
42
43 begin
44 process(clk,raz)
45 begin
46
47 if(raz='0')then
48 rstf <= '0';
49 ect <= st0;
50
51 elsif(clk'event and clk='1')then
52 Rz_reg <= Rz;
53
54 case ect is
55
56 when st0 =>
57 rstf <= '1';
58 if(Rz_reg='0' and Rz='1')then
59 rstf <= '0';
60 ect <= st0;
61 elsif(Rz_reg='1' and Rz='0')then
62 rstf <= '0';
63 ect <= st0;
64 end if;
65
66 end case;
67 end if;
68 end process;
69
70 end ar_LocalReset; No newline at end of file
Show file before | Show file after | Hide comments
@@ -52,13 +52,14 entity APB_Matrix is
52 WriteFIFO : out std_logic;
52 WriteFIFO : out std_logic;
53 Result : out std_logic_vector(Result_SZ-1 downto 0);
53 Result : out std_logic_vector(Result_SZ-1 downto 0);
54 Start : out std_logic;
54 Start : out std_logic;
55 -- Read : out std_logic;
55 Read : out std_logic;
56 -- Take : out std_logic;
56 Take : out std_logic;
57 -- Valid : out std_logic;
57 Valid : out std_logic;
58 Received : out std_logic;
58 Res : out std_logic_vector(Result_SZ-1 downto 0);
59 Res : out std_logic_vector(Result_SZ-1 downto 0);
59 -- Conjugate : out std_logic;
60 -- Conjugate : out std_logic;
60 -- OP1 : out std_logic_vector(3 downto 0);
61 OP1 : out std_logic_vector(3 downto 0);
61 -- OP2 : out std_logic_vector(3 downto 0);
62 OP2 : out std_logic_vector(3 downto 0);
62 apbi : in apb_slv_in_type; --! Registre de gestion des entr�es du bus
63 apbi : in apb_slv_in_type; --! Registre de gestion des entr�es du bus
63 apbo : out apb_slv_out_type --! Registre de gestion des sorties du bus
64 apbo : out apb_slv_out_type --! Registre de gestion des sorties du bus
64 );
65 );
@@ -84,7 +85,7 begin
84
85
85 Mspec0 : SpectralMatrix
86 Mspec0 : SpectralMatrix
86 generic map (Input_SZ,Result_SZ)
87 generic map (Input_SZ,Result_SZ)
87 port map(clk,rst,FIFO1,FIFO2,Full,Empty,Rec.MATRIX_Statu,ReadFIFO,WriteFIFO,Start,Res,Result); --Start,Read,Take,Valid,Received,Conjugate,OP1,OP2
88 port map(clk,rst,FIFO1,FIFO2,Full,Empty,Rec.MATRIX_Statu,ReadFIFO,WriteFIFO,Start,Read,Take,Valid,Received,Res,OP1,OP2,Result); --Start,Read,Take,Valid,Received,Conjugate,OP1,OP2
88
89
89 process(rst,clk)
90 process(rst,clk)
90 begin
91 begin
Show file before | Show file after | Hide comments
@@ -39,8 +39,8 entity Matrix is
39 Conjugate : in std_logic; --! Flag, Calcul sur un complexe et son conjugu�
39 Conjugate : in std_logic; --! Flag, Calcul sur un complexe et son conjugu�
40 Valid : out std_logic; --! Flag, R�sultat disponible
40 Valid : out std_logic; --! Flag, R�sultat disponible
41 Read : out std_logic; --! Flag, op�rande disponible
41 Read : out std_logic; --! Flag, op�rande disponible
42 -- OPin1 : out std_logic_vector(3 downto 0);
42 OPin1 : out std_logic_vector(3 downto 0);
43 -- OPin2 : out std_logic_vector(3 downto 0);
43 OPin2 : out std_logic_vector(3 downto 0);
44 Result : out std_logic_vector(2*Input_SZ-1 downto 0) --! R�sultat du calcul
44 Result : out std_logic_vector(2*Input_SZ-1 downto 0) --! R�sultat du calcul
45 );
45 );
46 end Matrix;
46 end Matrix;
@@ -53,8 +53,8 signal OP1 : std_logic_vector(Input_SZ
53 signal OP2 : std_logic_vector(Input_SZ-1 downto 0);
53 signal OP2 : std_logic_vector(Input_SZ-1 downto 0);
54
54
55 begin
55 begin
56 --OPin1 <= OP1(3 downto 0);
56 OPin1 <= OP1(3 downto 0);
57 --OPin2 <= OP1(3 downto 0);
57 OPin2 <= OP1(3 downto 0);
58
58
59
59
60 DRIVE : ALU_Driver
60 DRIVE : ALU_Driver
Show file before | Show file after | Hide comments
@@ -39,14 +39,14 port(
39 ReadFIFO : out std_logic_vector(1 downto 0);
39 ReadFIFO : out std_logic_vector(1 downto 0);
40 WriteFIFO : out std_logic;
40 WriteFIFO : out std_logic;
41 Start : out std_logic;
41 Start : out std_logic;
42 -- Read : out std_logic;
42 Read : out std_logic;
43 -- Take : out std_logic;
43 Take : out std_logic;
44 -- Valid : out std_logic;
44 Valid : out std_logic;
45 Res : out std_logic_vector(Result_SZ-1 downto 0);
45 Received : out std_logic;
46 -- Received : out std_logic;
46 Res : out std_logic_vector(Result_SZ-1 downto 0);
47 -- Conjugate : out std_logic;
47 -- Conjugate : out std_logic;
48 -- OP1 : out std_logic_vector(3 downto 0);
48 OP1 : out std_logic_vector(3 downto 0);
49 -- OP2 : out std_logic_vector(3 downto 0);
49 OP2 : out std_logic_vector(3 downto 0);
50 Result : out std_logic_vector(Result_SZ-1 downto 0)
50 Result : out std_logic_vector(Result_SZ-1 downto 0)
51 );
51 );
52 end SpectralMatrix;
52 end SpectralMatrix;
@@ -82,7 +82,7 IN1 : DriveInputs
82
82
83 CALC0 : Matrix
83 CALC0 : Matrix
84 generic map(Input_SZ)
84 generic map(Input_SZ)
85 port map(clk,Start_int,FIFO1,FIFO2,Take_int,Received_int,Conjugate_int,Valid_int,Read_int,Resultat);
85 port map(clk,Start_int,FIFO1,FIFO2,Take_int,Received_int,Conjugate_int,Valid_int,Read_int,OP1,OP2,Resultat);
86
86
87
87
88 RES0 : GetResult
88 RES0 : GetResult
@@ -99,10 +99,10 With Statu select
99 '0' when others;
99 '0' when others;
100
100
101 Start <= Start_int;
101 Start <= Start_int;
102 --Read <= Read_int;
102 Read <= Read_int;
103 --Take <= Take_int;
103 Take <= Take_int;
104 --Received <= Received_int;
104 Received <= Received_int;
105 --Valid <= Valid_int;
105 Valid <= Valid_int;
106 --Conjugate <= Conjugate_int;
106 --Conjugate <= Conjugate_int;
107 Res <= Resultat;
107 Res <= Resultat;
108
108
Show file before | Show file after | Hide comments
@@ -51,7 +51,14 component APB_Matrix is
51 WriteFIFO : out std_logic;
51 WriteFIFO : out std_logic;
52 Result : out std_logic_vector(Result_SZ-1 downto 0);
52 Result : out std_logic_vector(Result_SZ-1 downto 0);
53 Start : out std_logic;
53 Start : out std_logic;
54 Res : out std_logic_vector(Result_SZ-1 downto 0);
54 Read : out std_logic;
55 Take : out std_logic;
56 Valid : out std_logic;
57 Received : out std_logic;
58 Res : out std_logic_vector(Result_SZ-1 downto 0);
59 -- Conjugate : out std_logic;
60 OP1 : out std_logic_vector(3 downto 0);
61 OP2 : out std_logic_vector(3 downto 0);
55 apbi : in apb_slv_in_type; --! Registre de gestion des entr�es du bus
62 apbi : in apb_slv_in_type; --! Registre de gestion des entr�es du bus
56 apbo : out apb_slv_out_type --! Registre de gestion des sorties du bus
63 apbo : out apb_slv_out_type --! Registre de gestion des sorties du bus
57 );
64 );
@@ -72,8 +79,15 port(
72 Statu : in std_logic_vector(3 downto 0);
79 Statu : in std_logic_vector(3 downto 0);
73 ReadFIFO : out std_logic_vector(1 downto 0);
80 ReadFIFO : out std_logic_vector(1 downto 0);
74 WriteFIFO : out std_logic;
81 WriteFIFO : out std_logic;
75 Start : out std_logic;
82 Start : out std_logic;
83 Read : out std_logic;
84 Take : out std_logic;
85 Valid : out std_logic;
86 Received : out std_logic;
76 Res : out std_logic_vector(Result_SZ-1 downto 0);
87 Res : out std_logic_vector(Result_SZ-1 downto 0);
88 -- Conjugate : out std_logic;
89 OP1 : out std_logic_vector(3 downto 0);
90 OP2 : out std_logic_vector(3 downto 0);
77 Result : out std_logic_vector(Result_SZ-1 downto 0)
91 Result : out std_logic_vector(Result_SZ-1 downto 0)
78 );
92 );
79 end component;
93 end component;
@@ -92,6 +106,8 component Matrix is
92 Conjugate : in std_logic;
106 Conjugate : in std_logic;
93 Valid : out std_logic;
107 Valid : out std_logic;
94 Read : out std_logic;
108 Read : out std_logic;
109 OPin1 : out std_logic_vector(3 downto 0);
110 OPin2 : out std_logic_vector(3 downto 0);
95 Result : out std_logic_vector(2*Input_SZ-1 downto 0)
111 Result : out std_logic_vector(2*Input_SZ-1 downto 0)
96 );
112 );
97 end component;
113 end component;
Show file before | Show file after | Hide comments
@@ -63,7 +63,7 signal FlagEmpty : std_logic;
63 signal FlagFull : std_logic;
63 signal FlagFull : std_logic;
64 --signal ReUse : std_logic;
64 --signal ReUse : std_logic;
65 --signal Lock : std_logic;
65 --signal Lock : std_logic;
66 --signal RstMem : std_logic;
66 signal RstMem : std_logic;
67 signal DataIn : std_logic_vector(Data_sz-1 downto 0);
67 signal DataIn : std_logic_vector(Data_sz-1 downto 0);
68 signal DataOut : std_logic_vector(Data_sz-1 downto 0);
68 signal DataOut : std_logic_vector(Data_sz-1 downto 0);
69 signal AddrIn : std_logic_vector(Addr_sz-1 downto 0);
69 signal AddrIn : std_logic_vector(Addr_sz-1 downto 0);
@@ -73,12 +73,12 begin
73
73
74 APB : ApbDriver
74 APB : ApbDriver
75 generic map(pindex,paddr,pmask,pirq,abits,LPP_FIFO,Data_sz,Addr_sz,addr_max_int)
75 generic map(pindex,paddr,pmask,pirq,abits,LPP_FIFO,Data_sz,Addr_sz,addr_max_int)
76 port map(clk,rst,ReadEnable,WriteEnable,FlagEmpty,FlagFull,DataIn,DataOut,AddrIn,AddrOut,apbi,apbo);
76 port map(clk,rst,ReadEnable,WriteEnable,FlagEmpty,FlagFull,RstMem,DataIn,DataOut,AddrIn,AddrOut,apbi,apbo);
77
77
78
78
79 DEVICE : Top_FIFO
79 DEVICE : Top_FIFO
80 generic map(Data_sz,Addr_sz,addr_max_int)
80 generic map(Data_sz,Addr_sz,addr_max_int)
81 port map(clk,rst,ReadEnable,WriteEnable,DataIn,AddrOut,AddrIn,FlagFull,FlagEmpty,DataOut);
81 port map(clk,rst,ReadEnable,WriteEnable,RstMem,DataIn,AddrOut,AddrIn,FlagFull,FlagEmpty,DataOut);
82
82
83 Empty <= FlagEmpty;
83 Empty <= FlagEmpty;
84 Full <= FlagFull;
84 Full <= FlagFull;
Show file before | Show file after | Hide comments
@@ -51,6 +51,7 entity APB_FifoRead is
51 Full : out std_logic; --! Flag, Memoire pleine
51 Full : out std_logic; --! Flag, Memoire pleine
52 Empty : out std_logic; --! Flag, Memoire vide
52 Empty : out std_logic; --! Flag, Memoire vide
53 DATA : in std_logic_vector(Data_sz-1 downto 0); --! Donn�es en entr�e de la m�moire
53 DATA : in std_logic_vector(Data_sz-1 downto 0); --! Donn�es en entr�e de la m�moire
54 dataTEST : out std_logic_vector(Data_sz-1 downto 0);
54 apbo : out apb_slv_out_type --! Registre de gestion des sorties du bus
55 apbo : out apb_slv_out_type --! Registre de gestion des sorties du bus
55 );
56 );
56 end APB_FifoRead;
57 end APB_FifoRead;
@@ -65,7 +66,7 signal FlagEmpty : std_logic;
65 signal FlagFull : std_logic;
66 signal FlagFull : std_logic;
66 --signal ReUse : std_logic;
67 --signal ReUse : std_logic;
67 --signal Lock : std_logic;
68 --signal Lock : std_logic;
68 --signal RstMem : std_logic;
69 signal RstMem : std_logic;
69 signal DataIn : std_logic_vector(Data_sz-1 downto 0);
70 signal DataIn : std_logic_vector(Data_sz-1 downto 0);
70 signal DataOut : std_logic_vector(Data_sz-1 downto 0);
71 signal DataOut : std_logic_vector(Data_sz-1 downto 0);
71 signal AddrIn : std_logic_vector(Addr_sz-1 downto 0);
72 signal AddrIn : std_logic_vector(Addr_sz-1 downto 0);
@@ -75,15 +76,16 begin
75
76
76 APB : ApbDriver
77 APB : ApbDriver
77 generic map(pindex,paddr,pmask,pirq,abits,LPP_FIFO,Data_sz,Addr_sz,addr_max_int)
78 generic map(pindex,paddr,pmask,pirq,abits,LPP_FIFO,Data_sz,Addr_sz,addr_max_int)
78 port map(clk,rst,ReadEnable,Low,FlagEmpty,FlagFull,DataIn,DataOut,AddrIn,AddrOut,apbi,apbo);
79 port map(clk,rst,ReadEnable,Low,FlagEmpty,FlagFull,RstMem,DataIn,DataOut,AddrIn,AddrOut,apbi,apbo);
79
80
80
81
81 FIFO : Top_FIFO
82 FIFO : Top_FIFO
82 generic map(Data_sz,Addr_sz,addr_max_int)
83 generic map(Data_sz,Addr_sz,addr_max_int)
83 port map(clk,rst,ReadEnable,WriteEnable,DATA,AddrOut,AddrIn,FlagFull,FlagEmpty,DataOut);
84 port map(clk,rst,ReadEnable,WriteEnable,RstMem,DATA,AddrOut,AddrIn,FlagFull,FlagEmpty,DataOut);
84
85
85 Empty <= FlagEmpty;
86 Empty <= FlagEmpty;
86 Full <= FlagFull;
87 Full <= FlagFull;
87 RE <= ReadEnable;
88 RE <= ReadEnable;
89 dataTEST <= DataOut;
88
90
89 end ar_APB_FifoRead; No newline at end of file
91 end ar_APB_FifoRead;
Show file before | Show file after | Hide comments
@@ -64,7 +64,7 signal FlagEmpty : std_logic;
64 signal FlagFull : std_logic;
64 signal FlagFull : std_logic;
65 --signal ReUse : std_logic;
65 --signal ReUse : std_logic;
66 --signal Lock : std_logic;
66 --signal Lock : std_logic;
67 --signal RstMem : std_logic;
67 signal RstMem : std_logic;
68 signal DataIn : std_logic_vector(Data_sz-1 downto 0);
68 signal DataIn : std_logic_vector(Data_sz-1 downto 0);
69 signal DataOut : std_logic_vector(Data_sz-1 downto 0);
69 signal DataOut : std_logic_vector(Data_sz-1 downto 0);
70 signal AddrIn : std_logic_vector(Addr_sz-1 downto 0);
70 signal AddrIn : std_logic_vector(Addr_sz-1 downto 0);
@@ -74,12 +74,12 begin
74
74
75 APB : ApbDriver
75 APB : ApbDriver
76 generic map(pindex,paddr,pmask,pirq,abits,LPP_FIFO,Data_sz,Addr_sz,addr_max_int)
76 generic map(pindex,paddr,pmask,pirq,abits,LPP_FIFO,Data_sz,Addr_sz,addr_max_int)
77 port map(clk,rst,Low,WriteEnable,FlagEmpty,FlagFull,DataIn,DataOut,AddrIn,AddrOut,apbi,apbo);
77 port map(clk,rst,Low,WriteEnable,FlagEmpty,FlagFull,RstMem,DataIn,DataOut,AddrIn,AddrOut,apbi,apbo);
78
78
79
79
80 FIFO : Top_FIFO
80 FIFO : Top_FIFO
81 generic map(Data_sz,Addr_sz,addr_max_int)
81 generic map(Data_sz,Addr_sz,addr_max_int)
82 port map(clk,rst,ReadEnable,WriteEnable,DataIn,AddrOut,AddrIn,FlagFull,FlagEmpty,DataOut);
82 port map(clk,rst,ReadEnable,WriteEnable,RstMem,DataIn,AddrOut,AddrIn,FlagFull,FlagEmpty,DataOut);
83
83
84 DATA <= DataOut;
84 DATA <= DataOut;
85 Empty <= FlagEmpty;
85 Empty <= FlagEmpty;
Show file before | Show file after | Hide comments
@@ -51,7 +51,7 entity ApbDriver is
51 FlagFull : in std_logic; --! Flag, M�moire pleine
51 FlagFull : in std_logic; --! Flag, M�moire pleine
52 -- ReUse : out std_logic; --! Flag, Permet de relire la m�moire en boucle sans nouvelle donn�es
52 -- ReUse : out std_logic; --! Flag, Permet de relire la m�moire en boucle sans nouvelle donn�es
53 -- Lock : out std_logic; --! Flag, Permet de bloquer l'�criture dans la m�moire
53 -- Lock : out std_logic; --! Flag, Permet de bloquer l'�criture dans la m�moire
54 -- RstMem : out std_logic; --! Flag, Reset "manuel" sp�cifique au composant
54 RstMem : out std_logic; --! Flag, Reset "manuel" sp�cifique au composant
55 DataIn : out std_logic_vector(Data_sz-1 downto 0); --! Registre de donn�es en entr�e
55 DataIn : out std_logic_vector(Data_sz-1 downto 0); --! Registre de donn�es en entr�e
56 DataOut : in std_logic_vector(Data_sz-1 downto 0); --! Registre de donn�es en sortie
56 DataOut : in std_logic_vector(Data_sz-1 downto 0); --! Registre de donn�es en sortie
57 AddrIn : in std_logic_vector(Addr_sz-1 downto 0); --! Registre d'addresse (�criture)
57 AddrIn : in std_logic_vector(Addr_sz-1 downto 0); --! Registre d'addresse (�criture)
@@ -72,7 +72,7 constant pconfig : apb_config_type := (
72 1 => apb_iobar(paddr, pmask));
72 1 => apb_iobar(paddr, pmask));
73
73
74 type DEVICE_ctrlr_Reg is record
74 type DEVICE_ctrlr_Reg is record
75 DEVICE_Cfg : std_logic_vector(3 downto 0);
75 DEVICE_Cfg : std_logic_vector(4 downto 0);
76 DEVICE_DataW : std_logic_vector(Data_sz-1 downto 0);
76 DEVICE_DataW : std_logic_vector(Data_sz-1 downto 0);
77 DEVICE_DataR : std_logic_vector(Data_sz-1 downto 0);
77 DEVICE_DataR : std_logic_vector(Data_sz-1 downto 0);
78 DEVICE_AddrW : std_logic_vector(Addr_sz-1 downto 0);
78 DEVICE_AddrW : std_logic_vector(Addr_sz-1 downto 0);
@@ -87,13 +87,13 signal FlagWR : std_logic;
87
87
88 begin
88 begin
89
89
90 Rec.DEVICE_Cfg(0) <= FlagRE;
90 Rec.DEVICE_Cfg(2) <= FlagRE;
91 Rec.DEVICE_Cfg(1) <= FlagWR;
91 Rec.DEVICE_Cfg(1) <= FlagWR;
92 Rec.DEVICE_Cfg(2) <= FlagEmpty;
92 Rec.DEVICE_Cfg(3) <= FlagEmpty;
93 Rec.DEVICE_Cfg(3) <= FlagFull;
93 Rec.DEVICE_Cfg(4) <= FlagFull;
94 --ReUse <= Rec.DEVICE_Cfg(4);
94 --ReUse <= Rec.DEVICE_Cfg(4);
95 --Lock <= Rec.DEVICE_Cfg(5);
95 --Lock <= Rec.DEVICE_Cfg(5);
96 --RstMem <= Rec.DEVICE_Cfg(7);
96 RstMem <= Rec.DEVICE_Cfg(0);
97
97
98 DataIn <= Rec.DEVICE_DataW;
98 DataIn <= Rec.DEVICE_DataW;
99 Rec.DEVICE_DataR <= DataOut;
99 Rec.DEVICE_DataR <= DataOut;
@@ -108,7 +108,7 Rec.DEVICE_AddrR <= AddrOut;
108 Rec.DEVICE_DataW <= (others => '0');
108 Rec.DEVICE_DataW <= (others => '0');
109 FlagWR <= '0';
109 FlagWR <= '0';
110 FlagRE <= '0';
110 FlagRE <= '0';
111 -- Rec.DEVICE_Cfg(4) <= '0';
111 Rec.DEVICE_Cfg(0) <= '0';
112 -- Rec.DEVICE_Cfg(5) <= '0';
112 -- Rec.DEVICE_Cfg(5) <= '0';
113 -- Rec.DEVICE_Cfg(7) <= '0';
113 -- Rec.DEVICE_Cfg(7) <= '0';
114
114
@@ -120,8 +120,8 Rec.DEVICE_AddrR <= AddrOut;
120 when "000000" =>
120 when "000000" =>
121 FlagWR <= '1';
121 FlagWR <= '1';
122 Rec.DEVICE_DataW <= apbi.pwdata(Data_sz-1 downto 0);
122 Rec.DEVICE_DataW <= apbi.pwdata(Data_sz-1 downto 0);
123 -- when "000010" =>
123 when "000010" =>
124 -- Rec.DEVICE_Cfg(7) <= apbi.pwdata(28);
124 Rec.DEVICE_Cfg(0) <= apbi.pwdata(0);
125 -- Rec.DEVICE_Cfg(5) <= apbi.pwdata(20);
125 -- Rec.DEVICE_Cfg(5) <= apbi.pwdata(20);
126 -- Rec.DEVICE_Cfg(6) <= apbi.pwdata(24);
126 -- Rec.DEVICE_Cfg(6) <= apbi.pwdata(24);
127 when others =>
127 when others =>
@@ -150,11 +150,11 Rec.DEVICE_AddrR <= AddrOut;
150 Rdata(7 downto 4) <= "000" & Rec.DEVICE_Cfg(1);
150 Rdata(7 downto 4) <= "000" & Rec.DEVICE_Cfg(1);
151 Rdata(11 downto 8) <= "000" & Rec.DEVICE_Cfg(2);
151 Rdata(11 downto 8) <= "000" & Rec.DEVICE_Cfg(2);
152 Rdata(15 downto 12) <= "000" & Rec.DEVICE_Cfg(3);
152 Rdata(15 downto 12) <= "000" & Rec.DEVICE_Cfg(3);
153 -- Rdata(27 downto 16) <= X"000";
153 Rdata(19 downto 16) <= "000" & Rec.DEVICE_Cfg(4);
154 -- Rdata(31 downto 28) <= "000" & Rec.DEVICE_Cfg(7);
154 -- Rdata(31 downto 28) <= "000" & Rec.DEVICE_Cfg(7);
155 -- Rdata(23 downto 20) <= "000" & Rec.DEVICE_Cfg(5);
155 -- Rdata(23 downto 20) <= "000" & Rec.DEVICE_Cfg(5);
156 -- Rdata(27 downto 24) <= "000" & Rec.DEVICE_Cfg(6);
156 -- Rdata(27 downto 24) <= "000" & Rec.DEVICE_Cfg(6);
157 Rdata(31 downto 16) <= X"CCCC";
157 Rdata(31 downto 20) <= X"CCC";
158 when others =>
158 when others =>
159 Rdata <= (others => '0');
159 Rdata <= (others => '0');
160 end case;
160 end case;
Show file before | Show file after | Hide comments
@@ -32,6 +32,7 generic(
32 port(
32 port(
33 clk,raz : in std_logic; --! Horloge et reset general du composant
33 clk,raz : in std_logic; --! Horloge et reset general du composant
34 flag_RE : in std_logic; --! Flag, Demande la lecture de la m�moire
34 flag_RE : in std_logic; --! Flag, Demande la lecture de la m�moire
35 -- flag_WR : in std_logic;
35 -- ReUse : in std_logic; --! Flag, Permet de relire la m�moire du d�but
36 -- ReUse : in std_logic; --! Flag, Permet de relire la m�moire du d�but
36 Waddr : in std_logic_vector(addr_sz-1 downto 0); --! Adresse du registre d'�criture dans la m�moire
37 Waddr : in std_logic_vector(addr_sz-1 downto 0); --! Adresse du registre d'�criture dans la m�moire
37 empty : out std_logic; --! Flag, M�moire vide
38 empty : out std_logic; --! Flag, M�moire vide
@@ -47,48 +48,54 signal Rad_int : integer range 0 to
47 signal Rad_int_reg : integer range 0 to addr_max_int;
48 signal Rad_int_reg : integer range 0 to addr_max_int;
48 signal Wad_int : integer range 0 to addr_max_int;
49 signal Wad_int : integer range 0 to addr_max_int;
49 signal Wad_int_reg : integer range 0 to addr_max_int;
50 signal Wad_int_reg : integer range 0 to addr_max_int;
50 signal flag_reg : std_logic;
51 signal s_empty : std_logic;
51
52
52 begin
53 begin
53 process (clk,raz)
54 process (clk,raz)
54 begin
55 begin
55 if(raz='0')then
56 if(raz='0')then
56 Rad_int <= 0;
57 Rad_int <= 0;
57 empty <= '1';
58 s_empty <= '1';
58 flag_reg <= '0';
59
59
60 elsif(clk' event and clk='1')then
60 elsif(clk' event and clk='1')then
61 Wad_int_reg <= Wad_int;
61 Wad_int_reg <= Wad_int;
62 Rad_int_reg <= Rad_int;
62 Rad_int_reg <= Rad_int;
63 flag_reg <= flag_RE;
64
63
65
64
66 if(flag_reg ='0' and flag_RE='1')then
65 if(flag_RE='1')then
67 if(Rad_int=addr_max_int-1)then
66
68 Rad_int <= 0;
67 if(s_empty = '0')then
69 else
68 if(Rad_int=addr_max_int-1)then
70 Rad_int <= Rad_int+1;
69 Rad_int <= 0;
70 -- elsif(Rad_int=Wad_int-1)then
71 -- Rad_int <= Rad_int+1;
72 -- s_empty <= '1';
73 else
74 Rad_int <= Rad_int+1;
75 end if;
76 end if;
77
78 if(Rad_int=Wad_int-1)then
79 s_empty <= '1';
80 elsif(Rad_int=addr_max_int-1 and Wad_int=0)then
81 s_empty <= '1';
82 end if;
83
84 end if;
85
86
87 if(Wad_int_reg /= Wad_int)then
88 if(s_empty='1')then
89 s_empty <= '0';
71 end if;
90 end if;
72 end if;
91 end if;
92
93 end if;
73
94
74 -- if(ReUse='1')then
75 -- empty <= '0';
76 -- else
77 if(Rad_int_reg /= Rad_int)then
78 if(Rad_int=Wad_int)then
79 empty <= '1';
80 else
81 empty <= '0';
82 end if;
83 elsif(Wad_int_reg /= Wad_int)then
84 empty <= '0';
85 end if;
86 end if;
87
88 -- end if;
89 end process;
95 end process;
90
96
91 Wad_int <= to_integer(unsigned(Waddr));
97 Wad_int <= to_integer(unsigned(Waddr));
92 Raddr <= std_logic_vector(to_unsigned(Rad_int,addr_sz));
98 Raddr <= std_logic_vector(to_unsigned(Rad_int,addr_sz));
99 empty <= s_empty;
93
100
94 end ar_Fifo_Read; No newline at end of file
101 end ar_Fifo_Read;
Show file before | Show file after | Hide comments
@@ -32,6 +32,7 generic(
32 port(
32 port(
33 clk,raz : in std_logic; --! Horloge et reset general du composant
33 clk,raz : in std_logic; --! Horloge et reset general du composant
34 flag_WR : in std_logic; --! Flag, Demande l'�criture dans la m�moire
34 flag_WR : in std_logic; --! Flag, Demande l'�criture dans la m�moire
35 -- flag_RE : in std_logic;
35 Raddr : in std_logic_vector(addr_sz-1 downto 0); --! Adresse du registre de lecture de la m�moire
36 Raddr : in std_logic_vector(addr_sz-1 downto 0); --! Adresse du registre de lecture de la m�moire
36 full : out std_logic; --! Flag, M�moire pleine
37 full : out std_logic; --! Flag, M�moire pleine
37 Waddr : out std_logic_vector(addr_sz-1 downto 0) --! Adresse du registre d'�criture dans la m�moire
38 Waddr : out std_logic_vector(addr_sz-1 downto 0) --! Adresse du registre d'�criture dans la m�moire
@@ -46,38 +47,44 signal Wad_int : integer range 0 to
46 signal Wad_int_reg : integer range 0 to addr_max_int;
47 signal Wad_int_reg : integer range 0 to addr_max_int;
47 signal Rad_int : integer range 0 to addr_max_int;
48 signal Rad_int : integer range 0 to addr_max_int;
48 signal Rad_int_reg : integer range 0 to addr_max_int;
49 signal Rad_int_reg : integer range 0 to addr_max_int;
49 signal flag_reg : std_logic;
50 signal s_full : std_logic;
50
51
51 begin
52 begin
52 process (clk,raz)
53 process (clk,raz)
53 begin
54 begin
54 if(raz='0')then
55 if(raz='0')then
55 Wad_int <= 0;
56 Wad_int <= 0;
56 full <= '0';
57 s_full <= '0';
57 flag_reg <= '0';
58
58
59 elsif(clk' event and clk='1')then
59 elsif(clk' event and clk='1')then
60 Wad_int_reg <= Wad_int;
60 Wad_int_reg <= Wad_int;
61 Rad_int_reg <= Rad_int;
61 Rad_int_reg <= Rad_int;
62 flag_reg <= flag_WR;
62
63
63 if(flag_WR='1')then
64
64
65 if(flag_reg ='0' and flag_WR='1')then
65 if(s_full = '0')then
66 if(Wad_int=addr_max_int-1)then
66 if(Wad_int=addr_max_int-1)then
67 Wad_int <= 0;
67 Wad_int <= 0;
68 else
68 -- elsif(Wad_int=Rad_int-1)then
69 Wad_int <= Wad_int+1;
69 -- Wad_int <= Wad_int+1;
70 -- s_full <= '1';
71 else
72 Wad_int <= Wad_int+1;
73 end if;
70 end if;
74 end if;
75
76 if(Wad_int=Rad_int-1)then
77 s_full <= '1';
78 elsif(Wad_int=addr_max_int-1 and Rad_int=0)then
79 s_full <= '1';
80 end if;
81
71 end if;
82 end if;
72
83
73 if(Wad_int_reg /= Wad_int)then
84 if(Rad_int_reg /= Rad_int)then
74 if(Wad_int=Rad_int)then
85 if(s_full='1')then
75 full <= '1';
86 s_full <= '0';
76 else
77 full <= '0';
78 end if;
87 end if;
79 elsif(Rad_int_reg /= Rad_int)then
80 full <= '0';
81 end if;
88 end if;
82
89
83 end if;
90 end if;
@@ -85,5 +92,6 begin
85
92
86 Rad_int <= to_integer(unsigned(Raddr));
93 Rad_int <= to_integer(unsigned(Raddr));
87 Waddr <= std_logic_vector(to_unsigned(Wad_int,addr_sz));
94 Waddr <= std_logic_vector(to_unsigned(Wad_int,addr_sz));
95 full <= s_full;
88
96
89 end ar_Fifo_Write; No newline at end of file
97 end ar_Fifo_Write;
Show file before | Show file after | Hide comments
@@ -22,71 +22,78
22 library IEEE;
22 library IEEE;
23 use IEEE.std_logic_1164.all;
23 use IEEE.std_logic_1164.all;
24 use IEEE.numeric_std.all;
24 use IEEE.numeric_std.all;
25 use work.FIFO_Config.all;
25
26
26 --! Programme qui va permettre de "pipeliner" la FIFO, donn�e disponible en sortie d� son �criture en entr�e de la FIFO
27 --! Programme qui va permettre de "pipeliner" la FIFO, donn�e disponible en sortie d� son �criture en entr�e de la FIFO
27
28
28 entity Pipeline is
29 entity PipeLine is
29 generic(Data_sz : integer := 16);
30 generic(Data_sz : integer := 16);
30 port(
31 port(
31 clk,raz : in std_logic; --! Horloge et reset general du composant
32 clk,raz : in std_logic; --! Horloge et reset general du composant
32 Data_one : in std_logic_vector(Data_sz-1 downto 0); --! Donn�e en entr�e de la FIFO, cot� �criture
33 Data_in : in std_logic_vector(Data_sz-1 downto 0); --! Donn�e en entr�e de la FIFO, cot� �criture
33 Data_two : in std_logic_vector(Data_sz-1 downto 0); --! Donn�e en sortie de la FIFO, cot� lecture
34 -- ReUse : in std_logic; --! Flag, Permet de relire la m�moire du d�but
35 flag_RE : in std_logic; --! Flag, Demande la lecture de la m�moire
34 flag_RE : in std_logic; --! Flag, Demande la lecture de la m�moire
36 flag_WR : in std_logic; --! Flag, Demande l'�criture dans la m�moire
35 flag_WR : in std_logic; --! Flag, Demande l'�criture dans la m�moire
37 empty : in std_logic; --! Flag, M�moire vide
36 empty : in std_logic; --! Flag, M�moire vide
38 Data_out : out std_logic_vector(Data_sz-1 downto 0) --! Donn�e en sortie, pipelin�e
37 Data_svg : out std_logic_vector(Data_sz-1 downto 0);
38 Data1 : out std_logic;
39 Data2 : out std_logic
39 );
40 );
40 end Pipeline;
41 end PipeLine;
41
42
42 architecture ar_Pipeline of Pipeline is
43 architecture ar_PipeLine of PipeLine is
43
44
44 type etat is (e0,e1,e2,eX);
45 type etat is (e0,e1,e2,st0,st1,st2);
45 signal ect : etat;
46 signal ect : etat;
46
47
47 begin
48 begin
48 process (clk,raz)
49 process (clk,raz)
49 begin
50 begin
50 if(raz='0')then
51 if(raz='0')then
51 Data_out <= (others => 'X');
52 Data1 <= '0';
53 Data2 <= '0';
52 ect <= e0;
54 ect <= e0;
53
55
54 elsif(clk' event and clk='1')then
56 elsif(clk' event and clk='1')then
57 Data_svg <= Data_in;
58
55 case ect is
59 case ect is
56 when e0 =>
60 when e0 =>
61 Data2 <= '0';
57 if(flag_WR='1')then
62 if(flag_WR='1')then
58 Data_out <= Data_one;
63 Data1 <= '1';
59 ect <= e1;
64 ect <= st2;
60 -- elsif(ReUse='1')then
61 -- ect <= e1;
62 end if;
65 end if;
63
66
64 when e1 =>
67 when st2 =>
68 Data1 <= '0';
69 ect <= e1;
70
71 when e1 =>
65 if(flag_RE='1')then
72 if(flag_RE='1')then
66 --Data_out <= Data_two;
73 ect <= st0;
67 ect <= eX;
74 end if;
68 end if;
69
75
70 when eX =>
76 when st0 =>
71 --Data_out <= Data_two;
77 ect <= st1;
72 ect <= e2;
73
78
74 when e2 =>
79 when st1 =>
75 Data_out <= Data_two;
80 Data2 <= '1';
81 ect <= e2;
82
83
84 when e2 =>
76 if(empty='1')then
85 if(empty='1')then
77 ect <= e0;
86 ect <= e0;
78 else
87 else
79 --Data_out <= Data_two;
80 ect <= e2;
88 ect <= e2;
81 end if;
89 end if;
82
90
83
91
84
85 end case;
92 end case;
86 end if;
93 end if;
87 end process;
94 end process;
88
95
89 end ar_Pipeline;
96 end ar_PipeLine;
90
97
91
98
92
99
Show file before | Show file after | Hide comments
@@ -39,9 +39,7 entity Top_FIFO is
39 clk,raz : in std_logic; --! Horloge et reset general du composant
39 clk,raz : in std_logic; --! Horloge et reset general du composant
40 flag_RE : in std_logic; --! Flag, Demande la lecture de la m�moire
40 flag_RE : in std_logic; --! Flag, Demande la lecture de la m�moire
41 flag_WR : in std_logic; --! Flag, Demande l'�criture dans la m�moire
41 flag_WR : in std_logic; --! Flag, Demande l'�criture dans la m�moire
42 -- ReUse : in std_logic; --! Flag, Permet de relire la m�moire en boucle sans nouvelle donn�es
42 RstMem : in std_logic;
43 -- Lock : in std_logic; --! Permet de bloquer l'�criture dans la m�moire
44 -- RstMem : in std_logic; --! Flag, Reset "manuel" sp�cifique au composant
45 Data_in : in std_logic_vector(Data_sz-1 downto 0); --! Data en entr�e du composant
43 Data_in : in std_logic_vector(Data_sz-1 downto 0); --! Data en entr�e du composant
46 Addr_RE : out std_logic_vector(addr_sz-1 downto 0); --! Adresse d'�criture
44 Addr_RE : out std_logic_vector(addr_sz-1 downto 0); --! Adresse d'�criture
47 Addr_WR : out std_logic_vector(addr_sz-1 downto 0); --! Adresse de lecture
45 Addr_WR : out std_logic_vector(addr_sz-1 downto 0); --! Adresse de lecture
@@ -72,78 +70,49 end component;
72 signal Raddr : std_logic_vector(addr_sz-1 downto 0);
70 signal Raddr : std_logic_vector(addr_sz-1 downto 0);
73 signal Waddr : std_logic_vector(addr_sz-1 downto 0);
71 signal Waddr : std_logic_vector(addr_sz-1 downto 0);
74 signal Data_int : std_logic_vector(Data_sz-1 downto 0);
72 signal Data_int : std_logic_vector(Data_sz-1 downto 0);
73 signal Data_svg : std_logic_vector(Data_sz-1 downto 0);
75 signal s_empty : std_logic;
74 signal s_empty : std_logic;
76 signal s_full : std_logic;
75 signal s_full : std_logic;
77 --signal s_full2 : std_logic;
76 signal Data1 : std_logic;
77 signal Data2 : std_logic;
78 signal s_flag_RE : std_logic;
78 signal s_flag_RE : std_logic;
79 signal s_flag_WR : std_logic;
79 signal s_flag_WR : std_logic;
80 signal Flag_WR_reg : std_logic;
80 signal rstf : std_logic;
81 --signal rst : std_logic;
82 --signal RstMem_inv : std_logic;
83
81
84 begin
82 begin
85
83
86 --RstMem_inv <= not RstMem;
84 Reset : entity LocalReset
87 --rst <= raz and RstMem_inv;
85 port map(clk,raz,RstMem,rstf);
88
86
89 WR : Fifo_Write
87 WR : entity Fifo_Write
90 generic map(Addr_sz,addr_max_int)
88 generic map(Addr_sz,addr_max_int)
91 port map(clk,raz,s_flag_WR,Raddr,s_full,Waddr);
89 port map(clk,rstf,s_flag_WR,Raddr,s_full,Waddr);
92
93
90
94 SRAM : syncram_2p
91 SRAM : syncram_2p
95 generic map(CFG_MEMTECH,Addr_sz,Data_sz)
92 generic map(CFG_MEMTECH,Addr_sz,Data_sz)
96 port map(clk,s_flag_RE,Raddr,Data_int,clk,s_flag_WR,Waddr,Data_in);
93 port map(clk,s_flag_RE,Raddr,Data_int,clk,s_flag_WR,Waddr,Data_in);
97
94
95 RE : entity Fifo_Read
96 generic map(Addr_sz,addr_max_int)
97 port map(clk,rstf,s_flag_RE,Waddr,s_empty,Raddr);
98
98
99 Pipe : Pipeline
99 PIPE : entity PipeLine
100 generic map(Data_sz)
100 generic map(Data_sz)
101 port map(clk,raz,Data_in,Data_int,s_flag_RE,s_flag_WR,s_empty,Data_out);
101 port map(clk,rstf,Data_in,s_flag_RE,s_flag_WR,s_empty,Data_svg,Data1,Data2);
102
102
103
103
104 RE : Fifo_Read
104 Data_out <= Data_svg when Data1='1' else
105 generic map(Addr_sz,addr_max_int)
105 Data_int when Data2='1';
106 port map(clk,raz,s_flag_RE,Waddr,s_empty,Raddr);
107
108 process(clk,raz)
109 begin
110 if(raz='0')then
111 s_flag_RE <= '0';
112 s_flag_WR <= '0';
113 -- s_full2 <= s_full;
114 Flag_WR_reg <= '0';
115
116 elsif(clk'event and clk='1')then
117 Flag_WR_reg <= Flag_WR;
118
106
119 if(s_full='0')then --2
107 full <= s_full;
120 if(s_empty='1')then
121 s_flag_WR <= Flag_WR_reg;
122 else
123 s_flag_WR <= Flag_WR;
124 end if;
125 else
126 s_flag_WR <= '0';
127 end if;
128
129 if(s_empty='0')then
130 s_flag_RE <= Flag_RE;
131 else
132 s_flag_RE <= '0';
133 end if;
134
135 -- if(Lock='1')then
136 -- s_full2 <= '1';
137 -- else
138 -- s_full2 <= s_full;
139 -- end if;
140
141 end if;
142 end process;
143
144 full <= s_full; --2
145 empty <= s_empty;
108 empty <= s_empty;
146 Addr_RE <= Raddr;
109 Addr_RE <= Raddr;
147 Addr_WR <= Waddr;
110 Addr_WR <= Waddr;
148
111
112 s_flag_WR <= Flag_WR when s_full='0' else
113 '0';
114
115 s_flag_RE <= Flag_RE when s_empty='0' else
116 '0';
117
149 end ar_Top_FIFO; No newline at end of file
118 end ar_Top_FIFO;
Show file before | Show file after | Hide comments
@@ -78,7 +78,7 component ApbDriver is
78 FlagFull : in std_logic;
78 FlagFull : in std_logic;
79 -- ReUse : out std_logic;
79 -- ReUse : out std_logic;
80 -- Lock : out std_logic;
80 -- Lock : out std_logic;
81 -- RstMem : out std_logic;
81 RstMem : out std_logic;
82 DataIn : out std_logic_vector(Data_sz-1 downto 0);
82 DataIn : out std_logic_vector(Data_sz-1 downto 0);
83 DataOut : in std_logic_vector(Data_sz-1 downto 0);
83 DataOut : in std_logic_vector(Data_sz-1 downto 0);
84 AddrIn : in std_logic_vector(Addr_sz-1 downto 0);
84 AddrIn : in std_logic_vector(Addr_sz-1 downto 0);
@@ -92,7 +92,7 end component;
92 component Top_FIFO is
92 component Top_FIFO is
93 generic(
93 generic(
94 Data_sz : integer := 16;
94 Data_sz : integer := 16;
95 Addr_sz : integer := 8;
95 Addr_sz : integer := 8;
96 addr_max_int : integer := 256
96 addr_max_int : integer := 256
97 );
97 );
98 port(
98 port(
@@ -101,7 +101,7 component Top_FIFO is
101 flag_WR : in std_logic;
101 flag_WR : in std_logic;
102 -- ReUse : in std_logic;
102 -- ReUse : in std_logic;
103 -- Lock : in std_logic;
103 -- Lock : in std_logic;
104 -- RstMem : in std_logic;
104 RstMem : in std_logic;
105 Data_in : in std_logic_vector(Data_sz-1 downto 0);
105 Data_in : in std_logic_vector(Data_sz-1 downto 0);
106 Addr_RE : out std_logic_vector(addr_sz-1 downto 0);
106 Addr_RE : out std_logic_vector(addr_sz-1 downto 0);
107 Addr_WR : out std_logic_vector(addr_sz-1 downto 0);
107 Addr_WR : out std_logic_vector(addr_sz-1 downto 0);
@@ -120,7 +120,6 component Fifo_Read is
120 clk : in std_logic;
120 clk : in std_logic;
121 raz : in std_logic;
121 raz : in std_logic;
122 flag_RE : in std_logic;
122 flag_RE : in std_logic;
123 -- ReUse : in std_logic;
124 Waddr : in std_logic_vector(addr_sz-1 downto 0);
123 Waddr : in std_logic_vector(addr_sz-1 downto 0);
125 empty : out std_logic;
124 empty : out std_logic;
126 Raddr : out std_logic_vector(addr_sz-1 downto 0)
125 Raddr : out std_logic_vector(addr_sz-1 downto 0)
@@ -143,20 +142,29 component Fifo_Write is
143 end component;
142 end component;
144
143
145
144
146 component Pipeline is
145 component PipeLine is
147 generic(Data_sz : integer := 16);
146 generic(Data_sz : integer := 16);
148 port(
147 port(
149 clk,raz : in std_logic;
148 clk,raz : in std_logic; --! Horloge et reset general du composant
150 Data_one : in std_logic_vector(Data_sz-1 downto 0);
149 Data_in : in std_logic_vector(Data_sz-1 downto 0); --! Donn�e en entr�e de la FIFO, cot� �criture
151 Data_two : in std_logic_vector(Data_sz-1 downto 0);
150 flag_RE : in std_logic; --! Flag, Demande la lecture de la m�moire
152 -- ReUse : in std_logic;
151 flag_WR : in std_logic; --! Flag, Demande l'�criture dans la m�moire
153 flag_RE : in std_logic;
152 empty : in std_logic; --! Flag, M�moire vide
154 flag_WR : in std_logic;
153 Data_svg : out std_logic_vector(Data_sz-1 downto 0);
155 empty : in std_logic;
154 Data1 : out std_logic;
156 Data_out : out std_logic_vector(Data_sz-1 downto 0)
155 Data2 : out std_logic
157 );
156 );
158 end component;
157 end component;
159
158
159
160 component LocalReset is
161 port(
162 clk : in std_logic;
163 raz : in std_logic;
164 Rz : in std_logic;
165 rstf : out std_logic
166 );
167 end component;
160 --===========================================================|
168 --===========================================================|
161 --================= Demi FIFO Ecriture ======================|
169 --================= Demi FIFO Ecriture ======================|
162 --===========================================================|
170 --===========================================================|
@@ -226,6 +234,7 component APB_FifoRead is
226 Full : out std_logic;
234 Full : out std_logic;
227 Empty : out std_logic;
235 Empty : out std_logic;
228 DATA : in std_logic_vector(Data_sz-1 downto 0);
236 DATA : in std_logic_vector(Data_sz-1 downto 0);
237 dataTEST : out std_logic_vector(Data_sz-1 downto 0);
229 apbo : out apb_slv_out_type
238 apbo : out apb_slv_out_type
230 );
239 );
231 end component;
240 end component;
General Comments 0
You need to be logged in to leave comments. Login now