##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

14 Branches 90 Tags 689 Commits 1 Fork
Show More
Commit message Age Author Refs
r688:c0c43c9d60f1
Added lfr_output_save module in lpp_sim lib : this module permits to write in file all evolution of the analog LFR's output during a simulation Added test Test_DAC_to_File : an implementation example of lfr_output_save module.
pellion
tip Simu-LFR-FM
0
r687:88431f3070cd
Renamed the SPW_Light test directory from Validation_SPW_light to Test_SPW_Light. Added Test ADC RHF1401
pellion
Simu-LFR-FM
0
r686:ea8efb0bdfd4
For simulation : Added spw-light->[TO]->txt-file and txt-file->[TO]->spw-light module Added test of those 2 IP with the spw-light
pellion
Simu-LFR-FM
0
r685:17d0356c0267
Fixed top LFR-FM for simulation.
Jean-christophe Pellion
Simu-LFR-FM
0
r684:f4b71d81044a
Simu MINI-LFR testbench WIP
Jean-christophe Pellion
Simu-Mini-LFR
0
r683:892a270271d8
Added missing opencores files.
jeandet
default
0
r682:c53e1b6b3045
Few fixes. Whole LFR simulation WIP.
jeandet
default
0
r681:9d85f9f8f05a
MiniSpartan6: added ftdi chip config to switch between UART and Async FIFO. added few WIP designs with either spwlight core, FIFO_deom IP... Libs: added SpaceWire Light IP (Works really well!) started design of ahb_ftdi_fifo -> same protocol than AHBUART but over FTDI's Async FIFO interface. This might lead to much faster transfers UP to 12MB/s.
jeandet
default
0
r680:45edea4f35b8
added re-run option to LFR filter random ram init test.
Jean-christophe Pellion
default
0
r679:04a44bf50f11
Étiquette broken_iir_ram_simu ajoutée à la révision 98208521c583
Jean-christophe Pellion
broken_iir_ram
0
< 1 2 3 4 5 6 7 .. 69 >

ABOUT

LPP's VHD_Lib is a kind of addon to gaisler's grlib with most LPP VHDL IPs. For setup read instalation section.

REQUIREMENTS

To use this library you need the grlib and linux shell or mingw for windows users. Jupyter and GHDL migh also be useful.

PERSONALIZATION

You can add your IPs to the library.

INSTALLATION

To set up the VHD_Lib follow this steps:

  1. download and extract the grlib

  2. create a VARIABLE called GRLIB with value the path to the extracted grlib folder.

  3. untar the VHD_Lib and run the following command from VHD_Lib folder:

make link
  1. now you can use VHD_Lib's and grlib's Makefiles, designs and IPs.

Please note that if you try "make help" you will see all targets and if the GRLIB variable is correct.

LICENSE

All the programs used by the VHD_Lib are protected by their respective license. They all are free software and most of them are covered by the GNU General Public License.

Feedback

Please send feedbacks to Alexis Jeandet alexis.jeandet@member.fsf.org