##// END OF EJS Templates
Commit Message Age Author Refs
r683:892a270271d8 D
Added missing opencores files.
0
r682:c53e1b6b3045 D
Few fixes. Whole LFR simulation WIP.
0
r681:9d85f9f8f05a D
MiniSpartan6: added ftdi chip config to switch between UART and Async FIFO. added few WIP designs with either spwlight core, FIFO_deom IP... Libs: added SpaceWire Light IP (Works really well!) started design of ahb_ftdi_fifo -> same protocol than AHBUART but over FTDI's Async FIFO interface. This might lead to much faster transfers UP to 12MB/s.
0
r680:45edea4f35b8 D
added re-run option to LFR filter random ram init test.
Jean-christophe Pellion
0
r677:0fe5660f948f D
Nop
Jean-christophe Pellion
0
r676:0a7aa144c9d5 D
Few updates. Added LFR filter random ram init test.
Jean-christophe Pellion
0
r675:1993321a17d7 D
Fusion
Alexis Jeandet
merge default
0
r674:b0efa9138022 D
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)
Alexis Jeandet
0
r673:d703390a92ae D
updated test LFR_time_managment
pellion
0
r672:232c8ecfb720 D
Cleaned LFR-EQM designs
Alexis Jeandet
0
r671:fb1595662984 D
Clean LFR-EQM boards Updated SOLO_LFR_LFR-EQM top (changed lfr-version number)
Alexis Jeandet
0
r670:b68575ae3d3b D
Renamed LFR-EQM-WFS_MS project to SOLO_LFR_LFR-EQM
Alexis Jeandet
0
r669:6e6166be9c6f D
Étiquette SOLO_LFR_01-5B (LFR-FM) ajoutée à la révision f6e57cae6ba0
Alexis Jeandet
0
r668:f6e57cae6ba0 D
Updated SOLO_LFR_LFR-FM designs => added DATA_SHAPING_SATURATION in LPP_FILTER => changed boards number : LPP_LFR_BOARD_LFR_FM & X"015B"
Alexis Jeandet
0
r667:f5c31dc5d20d D
Renamed design LFR-RTAX_keypoint into SOLO_LFR_LFR-FM Created LFR-FM boards Copied LFR-FM files from LFR-EQM in LFR-FM
Alexis Jeandet
0
r666:165069c8bf8d D
Forward DATA_SHAPING_SATURATION generic from lpp_lfr to lpp_lfr_filter.
0
r665:d5eea55633d7 D
Deleted older LFR-EM's design
Alexis Jeandet
0
r664:35f5f9f216cf D
Fusion
Alexis Jeandet
merge default
0
r663:6a09076d1642 D
Étiquette SOLO_LFR_01-5B (LFR-EM) ajoutée à la révision f19abbf47ea7
Alexis Jeandet
0
r662:f19abbf47ea7 D
Renamed em-LeonLPP-A3PE3kL-v3-core1 boards in LFR-EM boards Renamed LFR-em-WFP_MS designs in SOLO_LFR_LFR-EM designs Updated LFR-EM boards constraints => PDC file => SDC file for the place and route Updated SOLO_LFR_LFR-EM designs => added DATA_SHAPING_SATURATION in LPP_FILTER => changed boards number : LPP_LFR_BOARD_LFR_EM & X"015B"
Alexis Jeandet
0
load next
< 1 2 3 4 5 6 >
showing 20 out of 115 commits