HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Commit - r85:439b6d5bebcc

/!\ Unstable LFR-142200-DM-LEON3-BASE design /!\

jeandet@PC-DE-JEANDET.lpp.polytechnique.fr -

r85:439b6d5bebcc alexis

parent child

Context file:

r85:439b6d5bebcc

Collapse all files

LPP_drivers/exemples/hello/Makefile created 644 +44 0

@@ -0,0 +1,44
	1	#------------------------------------------------------------------------------
	2	#-- This file is a part of the LPP VHDL IP LIBRARY
	3	#-- Copyright (C) 2010, Laboratory of Plasmas Physic - CNRS
	4	#--
	5	#-- This program is free software; you can redistribute it and/or modify
	6	#-- it under the terms of the GNU General Public License as published by
	7	#-- the Free Software Foundation; either version 3 of the License, or
	8	#-- (at your option) any later version.
	9	#--
	10	#-- This program is distributed in the hope that it will be useful,
	11	#-- but WITHOUT ANY WARRANTY; without even the implied warranty of
	12	#-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	13	#-- GNU General Public License for more details.
	14	#--
	15	#-- You should have received a copy of the GNU General Public License
	16	#-- along with this program; if not, write to the Free Software
	17	#-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
	18	#------------------------------------------------------------------------------
	19
	20	include ../../rules.mk
	21	LIBDIR=
	22	INCPATH = ../../includes
	23	SCRIPTDIR=../../scripts/
	24	LIBS=
	25	INPUTFILE=main.c
	26	EXEC=hello.bin
	27	OUTBINDIR=bin/
	28
	29
	30	.PHONY:bin
	31
	32	all:bin
	33	@echo $(EXEC)" file created"
	34
	35	clean:
	36	rm -f *.{o,a}
	37
	38
	39
	40	help:ruleshelp
	41	@echo " all : makes an executable file called "$(EXEC)
	42	@echo " in "$(OUTBINDIR)
	43	@echo " clean : removes temporary files"
	44

LPP_drivers/exemples/hello/main.c created 644 +26 0

@@ -0,0 +1,26
	1	/*------------------------------------------------------------------------------
	2	-- This file is a part of the LPP VHDL IP LIBRARY
	3	-- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
	4	--
	5	-- This program is free software; you can redistribute it and/or modify
	6	-- it under the terms of the GNU General Public License as published by
	7	-- the Free Software Foundation; either version 3 of the License, or
	8	-- (at your option) any later version.
	9	--
	10	-- This program is distributed in the hope that it will be useful,
	11	-- but WITHOUT ANY WARRANTY; without even the implied warranty of
	12	-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	13	-- GNU General Public License for more details.
	14	--
	15	-- You should have received a copy of the GNU General Public License
	16	-- along with this program; if not, write to the Free Software
	17	-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
	18	-------------------------------------------------------------------------------*/
	19	#include "stdio.h"
	20
	21
	22	int main()
	23	{
	24	printf("hello World\n");
	25	return 0;
	26	}

LPP_drivers/Doxyfile +12 -12

             # Doxyfile 1.7.1
             # This file describes the settings to be used by the documentation system
             # doxygen (www.doxygen.org) for a project
             #
             # All text after a hash (#) is considered a comment and will be ignored
             # The format is:
             #       TAG = value [value, ...]
             # For lists items can also be appended using:
             #       TAG += value [value, ...]
             # Values that contain spaces should be placed between quotes (" ")
             #---------------------------------------------------------------------------
             # Project related configuration options
             #---------------------------------------------------------------------------
             # This tag specifies the encoding used for all characters in the config file
             # that follow. The default is UTF-8 which is also the encoding used for all
             # text before the first occurrence of this tag. Doxygen uses libiconv (or the
             # iconv built into libc) for the transcoding. See
             # http://www.gnu.org/software/libiconv for the list of possible encodings.
             DOXYFILE_ENCODING      = UTF-8
             # The PROJECT_NAME tag is a single word (or a sequence of words surrounded
             # by quotes) that should identify the project.
-            PROJECT_NAME           = "VHDL lib Drivers"
+            PROJECT_NAME           = "apb lcd driver"
             # The PROJECT_NUMBER tag can be used to enter a project or revision number.
             # This could be handy for archiving the generated documentation or
             # if some version control system is used.
-            PROJECT_NUMBER         = 0.4
+            PROJECT_NUMBER         = 0.1
             # The OUTPUT_DIRECTORY tag is used to specify the (relative or absolute)
             # base path where the generated documentation will be put.
             # If a relative path is entered, it will be relative to the location
             # where doxygen was started. If left blank the current directory will be used.
             OUTPUT_DIRECTORY       = ./Doc
             # If the CREATE_SUBDIRS tag is set to YES, then doxygen will create
             # 4096 sub-directories (in 2 levels) under the output directory of each output
             # format and will distribute the generated files over these directories.
             # Enabling this option can be useful when feeding doxygen a huge amount of
             # source files, where putting all generated files in the same directory would
             # otherwise cause performance problems for the file system.
             CREATE_SUBDIRS         = NO
             # The OUTPUT_LANGUAGE tag is used to specify the language in which all
             # documentation generated by doxygen is written. Doxygen will use this
             # information to generate all constant output in the proper language.
             # The default language is English, other supported languages are:
             # Afrikaans, Arabic, Brazilian, Catalan, Chinese, Chinese-Traditional,
             # Croatian, Czech, Danish, Dutch, Esperanto, Farsi, Finnish, French, German,
             # Greek, Hungarian, Italian, Japanese, Japanese-en (Japanese with English
             # messages), Korean, Korean-en, Lithuanian, Norwegian, Macedonian, Persian,
             # Polish, Portuguese, Romanian, Russian, Serbian, Serbian-Cyrilic, Slovak,
             # Slovene, Spanish, Swedish, Ukrainian, and Vietnamese.
             OUTPUT_LANGUAGE        = English
             # If the BRIEF_MEMBER_DESC tag is set to YES (the default) Doxygen will
             # include brief member descriptions after the members that are listed in
             # the file and class documentation (similar to JavaDoc).
             # Set to NO to disable this.
             BRIEF_MEMBER_DESC      = YES
             # If the REPEAT_BRIEF tag is set to YES (the default) Doxygen will prepend
             # the brief description of a member or function before the detailed description.
             # Note: if both HIDE_UNDOC_MEMBERS and BRIEF_MEMBER_DESC are set to NO, the
             # brief descriptions will be completely suppressed.
             REPEAT_BRIEF           = YES
             # This tag implements a quasi-intelligent brief description abbreviator
             # that is used to form the text in various listings. Each string
             # in this list, if found as the leading text of the brief description, will be
             # stripped from the text and the result after processing the whole list, is
             # used as the annotated text. Otherwise, the brief description is used as-is.
             # If left blank, the following values are used ("$name" is automatically
             # replaced with the name of the entity): "The $name class" "The $name widget"
             # "The $name file" "is" "provides" "specifies" "contains"
             # "represents" "a" "an" "the"
             ABBREVIATE_BRIEF       = "The $name class" \
                                      "The $name widget" \
                                      "The $name file" \
                                      is \
                                      provides \
                                      specifies \
                                      contains \
                                      represents \
                                      a \
                                      an \
                                      the
             # If the ALWAYS_DETAILED_SEC and REPEAT_BRIEF tags are both set to YES then
             # Doxygen will generate a detailed section even if there is only a brief
             # description.
             ALWAYS_DETAILED_SEC    = NO
             # If the INLINE_INHERITED_MEMB tag is set to YES, doxygen will show all
             # inherited members of a class in the documentation of that class as if those
             # members were ordinary class members. Constructors, destructors and assignment
             # operators of the base classes will not be shown.
             INLINE_INHERITED_MEMB  = NO
             # If the FULL_PATH_NAMES tag is set to YES then Doxygen will prepend the full
             # path before files name in the file list and in the header files. If set
             # to NO the shortest path that makes the file name unique will be used.
             FULL_PATH_NAMES        = YES
             # If the FULL_PATH_NAMES tag is set to YES then the STRIP_FROM_PATH tag
             # can be used to strip a user-defined part of the path. Stripping is
             # only done if one of the specified strings matches the left-hand part of
             # the path. The tag can be used to show relative paths in the file list.
             # If left blank the directory from which doxygen is run is used as the
             # path to strip.
             STRIP_FROM_PATH        =
             # The STRIP_FROM_INC_PATH tag can be used to strip a user-defined part of
             # the path mentioned in the documentation of a class, which tells
             # the reader which header file to include in order to use a class.
             # If left blank only the name of the header file containing the class
             # definition is used. Otherwise one should specify the include paths that
             # are normally passed to the compiler using the -I flag.
             STRIP_FROM_INC_PATH    =
             # If the SHORT_NAMES tag is set to YES, doxygen will generate much shorter
             # (but less readable) file names. This can be useful is your file systems
             # doesn't support long names like on DOS, Mac, or CD-ROM.
             SHORT_NAMES            = YES
             # If the JAVADOC_AUTOBRIEF tag is set to YES then Doxygen
             # will interpret the first line (until the first dot) of a JavaDoc-style
             # comment as the brief description. If set to NO, the JavaDoc
             # comments will behave just like regular Qt-style comments
             # (thus requiring an explicit @brief command for a brief description.)
             JAVADOC_AUTOBRIEF      = NO
             # If the QT_AUTOBRIEF tag is set to YES then Doxygen will
             # interpret the first line (until the first dot) of a Qt-style
             # comment as the brief description. If set to NO, the comments
             # will behave just like regular Qt-style comments (thus requiring
             # an explicit \brief command for a brief description.)
             QT_AUTOBRIEF           = NO
             # The MULTILINE_CPP_IS_BRIEF tag can be set to YES to make Doxygen
             # treat a multi-line C++ special comment block (i.e. a block of //! or ///
             # comments) as a brief description. This used to be the default behaviour.
             # The new default is to treat a multi-line C++ comment block as a detailed
             # description. Set this tag to YES if you prefer the old behaviour instead.
             MULTILINE_CPP_IS_BRIEF = NO
             # If the INHERIT_DOCS tag is set to YES (the default) then an undocumented
             # member inherits the documentation from any documented member that it
             # re-implements.
             INHERIT_DOCS           = YES
             # If the SEPARATE_MEMBER_PAGES tag is set to YES, then doxygen will produce
             # a new page for each member. If set to NO, the documentation of a member will
             # be part of the file/class/namespace that contains it.
             SEPARATE_MEMBER_PAGES  = NO
             # The TAB_SIZE tag can be used to set the number of spaces in a tab.
             # Doxygen uses this value to replace tabs by spaces in code fragments.
             TAB_SIZE               = 8
             # This tag can be used to specify a number of aliases that acts
             # as commands in the documentation. An alias has the form "name=value".
             # For example adding "sideeffect=\par Side Effects:\n" will allow you to
             # put the command \sideeffect (or @sideeffect) in the documentation, which
             # will result in a user-defined paragraph with heading "Side Effects:".
             # You can put \n's in the value part of an alias to insert newlines.
             ALIASES                =
             # Set the OPTIMIZE_OUTPUT_FOR_C tag to YES if your project consists of C
             # sources only. Doxygen will then generate output that is more tailored for C.
             # For instance, some of the names that are used will be different. The list
             # of all members will be omitted, etc.
             OPTIMIZE_OUTPUT_FOR_C  = YES
             # Set the OPTIMIZE_OUTPUT_JAVA tag to YES if your project consists of Java
             # sources only. Doxygen will then generate output that is more tailored for
             # Java. For instance, namespaces will be presented as packages, qualified
             # scopes will look different, etc.
             OPTIMIZE_OUTPUT_JAVA   = NO
             # Set the OPTIMIZE_FOR_FORTRAN tag to YES if your project consists of Fortran
             # sources only. Doxygen will then generate output that is more tailored for
             # Fortran.
             OPTIMIZE_FOR_FORTRAN   = NO
             # Set the OPTIMIZE_OUTPUT_VHDL tag to YES if your project consists of VHDL
             # sources. Doxygen will then generate output that is tailored for
             # VHDL.
             OPTIMIZE_OUTPUT_VHDL   = NO
             # Doxygen selects the parser to use depending on the extension of the files it
             # parses. With this tag you can assign which parser to use for a given extension.
             # Doxygen has a built-in mapping, but you can override or extend it using this
             # tag. The format is ext=language, where ext is a file extension, and language
             # is one of the parsers supported by doxygen: IDL, Java, Javascript, CSharp, C,
             # C++, D, PHP, Objective-C, Python, Fortran, VHDL, C, C++. For instance to make
             # doxygen treat .inc files as Fortran files (default is PHP), and .f files as C
             # (default is Fortran), use: inc=Fortran f=C. Note that for custom extensions
             # you also need to set FILE_PATTERNS otherwise the files are not read by doxygen.
             EXTENSION_MAPPING      =
             # If you use STL classes (i.e. std::string, std::vector, etc.) but do not want
             # to include (a tag file for) the STL sources as input, then you should
             # set this tag to YES in order to let doxygen match functions declarations and
             # definitions whose arguments contain STL classes (e.g. func(std::string); v.s.
             # func(std::string) {}). This also make the inheritance and collaboration
             # diagrams that involve STL classes more complete and accurate.
             BUILTIN_STL_SUPPORT    = NO
             # If you use Microsoft's C++/CLI language, you should set this option to YES to
             # enable parsing support.
             CPP_CLI_SUPPORT        = NO
             # Set the SIP_SUPPORT tag to YES if your project consists of sip sources only.
             # Doxygen will parse them like normal C++ but will assume all classes use public
             # instead of private inheritance when no explicit protection keyword is present.
             SIP_SUPPORT            = NO
             # For Microsoft's IDL there are propget and propput attributes to indicate getter
             # and setter methods for a property. Setting this option to YES (the default)
             # will make doxygen to replace the get and set methods by a property in the
             # documentation. This will only work if the methods are indeed getting or
             # setting a simple type. If this is not the case, or you want to show the
             # methods anyway, you should set this option to NO.
             IDL_PROPERTY_SUPPORT   = YES
             # If member grouping is used in the documentation and the DISTRIBUTE_GROUP_DOC
             # tag is set to YES, then doxygen will reuse the documentation of the first
             # member in the group (if any) for the other members of the group. By default
             # all members of a group must be documented explicitly.
             DISTRIBUTE_GROUP_DOC   = NO
             # Set the SUBGROUPING tag to YES (the default) to allow class member groups of
             # the same type (for instance a group of public functions) to be put as a
             # subgroup of that type (e.g. under the Public Functions section). Set it to
             # NO to prevent subgrouping. Alternatively, this can be done per class using
             # the \nosubgrouping command.
             SUBGROUPING            = YES
             # When TYPEDEF_HIDES_STRUCT is enabled, a typedef of a struct, union, or enum
             # is documented as struct, union, or enum with the name of the typedef. So
             # typedef struct TypeS {} TypeT, will appear in the documentation as a struct
             # with name TypeT. When disabled the typedef will appear as a member of a file,
             # namespace, or class. And the struct will be named TypeS. This can typically
             # be useful for C code in case the coding convention dictates that all compound
             # types are typedef'ed and only the typedef is referenced, never the tag name.
             TYPEDEF_HIDES_STRUCT   = NO
             # The SYMBOL_CACHE_SIZE determines the size of the internal cache use to
             # determine which symbols to keep in memory and which to flush to disk.
             # When the cache is full, less often used symbols will be written to disk.
             # For small to medium size projects (<1000 input files) the default value is
             # probably good enough. For larger projects a too small cache size can cause
             # doxygen to be busy swapping symbols to and from disk most of the time
             # causing a significant performance penality.
             # If the system has enough physical memory increasing the cache will improve the
             # performance by keeping more symbols in memory. Note that the value works on
             # a logarithmic scale so increasing the size by one will rougly double the
             # memory usage. The cache size is given by this formula:
             # 2^(16+SYMBOL_CACHE_SIZE). The valid range is 0..9, the default is 0,
             # corresponding to a cache size of 2^16 = 65536 symbols
             SYMBOL_CACHE_SIZE      = 0
             #---------------------------------------------------------------------------
             # Build related configuration options
             #---------------------------------------------------------------------------
             # If the EXTRACT_ALL tag is set to YES doxygen will assume all entities in
             # documentation are documented, even if no documentation was available.
             # Private class members and static file members will be hidden unless
             # the EXTRACT_PRIVATE and EXTRACT_STATIC tags are set to YES
             EXTRACT_ALL            = YES
             # If the EXTRACT_PRIVATE tag is set to YES all private members of a class
             # will be included in the documentation.
             EXTRACT_PRIVATE        = NO
             # If the EXTRACT_STATIC tag is set to YES all static members of a file
             # will be included in the documentation.
             EXTRACT_STATIC         = NO
             # If the EXTRACT_LOCAL_CLASSES tag is set to YES classes (and structs)
             # defined locally in source files will be included in the documentation.
             # If set to NO only classes defined in header files are included.
             EXTRACT_LOCAL_CLASSES  = YES
             # This flag is only useful for Objective-C code. When set to YES local
             # methods, which are defined in the implementation section but not in
             # the interface are included in the documentation.
             # If set to NO (the default) only methods in the interface are included.
             EXTRACT_LOCAL_METHODS  = YES
             # If this flag is set to YES, the members of anonymous namespaces will be
             # extracted and appear in the documentation as a namespace called
             # 'anonymous_namespace{file}', where file will be replaced with the base
             # name of the file that contains the anonymous namespace. By default
             # anonymous namespace are hidden.
-            EXTRACT_ANON_NSPACES   = YES
+            EXTRACT_ANON_NSPACES   = NO
             # If the HIDE_UNDOC_MEMBERS tag is set to YES, Doxygen will hide all
             # undocumented members of documented classes, files or namespaces.
             # If set to NO (the default) these members will be included in the
             # various overviews, but no documentation section is generated.
             # This option has no effect if EXTRACT_ALL is enabled.
             HIDE_UNDOC_MEMBERS     = NO
             # If the HIDE_UNDOC_CLASSES tag is set to YES, Doxygen will hide all
             # undocumented classes that are normally visible in the class hierarchy.
             # If set to NO (the default) these classes will be included in the various
             # overviews. This option has no effect if EXTRACT_ALL is enabled.
             HIDE_UNDOC_CLASSES     = NO
             # If the HIDE_FRIEND_COMPOUNDS tag is set to YES, Doxygen will hide all
             # friend (class|struct|union) declarations.
             # If set to NO (the default) these declarations will be included in the
             # documentation.
             HIDE_FRIEND_COMPOUNDS  = NO
             # If the HIDE_IN_BODY_DOCS tag is set to YES, Doxygen will hide any
             # documentation blocks found inside the body of a function.
             # If set to NO (the default) these blocks will be appended to the
             # function's detailed documentation block.
             HIDE_IN_BODY_DOCS      = NO
             # The INTERNAL_DOCS tag determines if documentation
             # that is typed after a \internal command is included. If the tag is set
             # to NO (the default) then the documentation will be excluded.
             # Set it to YES to include the internal documentation.
             INTERNAL_DOCS          = NO
             # If the CASE_SENSE_NAMES tag is set to NO then Doxygen will only generate
             # file names in lower-case letters. If set to YES upper-case letters are also
             # allowed. This is useful if you have classes or files whose names only differ
             # in case and if your file system supports case sensitive file names. Windows
             # and Mac users are advised to set this option to NO.
             CASE_SENSE_NAMES       = NO
             # If the HIDE_SCOPE_NAMES tag is set to NO (the default) then Doxygen
             # will show members with their full class and namespace scopes in the
             # documentation. If set to YES the scope will be hidden.
             HIDE_SCOPE_NAMES       = YES
             # If the SHOW_INCLUDE_FILES tag is set to YES (the default) then Doxygen
             # will put a list of the files that are included by a file in the documentation
             # of that file.
             SHOW_INCLUDE_FILES     = YES
             # If the FORCE_LOCAL_INCLUDES tag is set to YES then Doxygen
             # will list include files with double quotes in the documentation
             # rather than with sharp brackets.
             FORCE_LOCAL_INCLUDES   = NO
             # If the INLINE_INFO tag is set to YES (the default) then a tag [inline]
             # is inserted in the documentation for inline members.
             INLINE_INFO            = YES
             # If the SORT_MEMBER_DOCS tag is set to YES (the default) then doxygen
             # will sort the (detailed) documentation of file and class members
             # alphabetically by member name. If set to NO the members will appear in
             # declaration order.
             SORT_MEMBER_DOCS       = YES
             # If the SORT_BRIEF_DOCS tag is set to YES then doxygen will sort the
             # brief documentation of file, namespace and class members alphabetically
             # by member name. If set to NO (the default) the members will appear in
             # declaration order.
             SORT_BRIEF_DOCS        = NO
             # If the SORT_MEMBERS_CTORS_1ST tag is set to YES then doxygen
             # will sort the (brief and detailed) documentation of class members so that
             # constructors and destructors are listed first. If set to NO (the default)
             # the constructors will appear in the respective orders defined by
             # SORT_MEMBER_DOCS and SORT_BRIEF_DOCS.
             # This tag will be ignored for brief docs if SORT_BRIEF_DOCS is set to NO
             # and ignored for detailed docs if SORT_MEMBER_DOCS is set to NO.
             SORT_MEMBERS_CTORS_1ST = NO
             # If the SORT_GROUP_NAMES tag is set to YES then doxygen will sort the
             # hierarchy of group names into alphabetical order. If set to NO (the default)
             # the group names will appear in their defined order.
             SORT_GROUP_NAMES       = NO
             # If the SORT_BY_SCOPE_NAME tag is set to YES, the class list will be
             # sorted by fully-qualified names, including namespaces. If set to
             # NO (the default), the class list will be sorted only by class name,
             # not including the namespace part.
             # Note: This option is not very useful if HIDE_SCOPE_NAMES is set to YES.
             # Note: This option applies only to the class list, not to the
             # alphabetical list.
             SORT_BY_SCOPE_NAME     = NO
             # The GENERATE_TODOLIST tag can be used to enable (YES) or
             # disable (NO) the todo list. This list is created by putting \todo
             # commands in the documentation.
             GENERATE_TODOLIST      = YES
             # The GENERATE_TESTLIST tag can be used to enable (YES) or
             # disable (NO) the test list. This list is created by putting \test
             # commands in the documentation.
             GENERATE_TESTLIST      = YES
             # The GENERATE_BUGLIST tag can be used to enable (YES) or
             # disable (NO) the bug list. This list is created by putting \bug
             # commands in the documentation.
             GENERATE_BUGLIST       = YES
             # The GENERATE_DEPRECATEDLIST tag can be used to enable (YES) or
             # disable (NO) the deprecated list. This list is created by putting
             # \deprecated commands in the documentation.
             GENERATE_DEPRECATEDLIST= YES
             # The ENABLED_SECTIONS tag can be used to enable conditional
             # documentation sections, marked by \if sectionname ... \endif.
             ENABLED_SECTIONS       =
             # The MAX_INITIALIZER_LINES tag determines the maximum number of lines
             # the initial value of a variable or define consists of for it to appear in
             # the documentation. If the initializer consists of more lines than specified
             # here it will be hidden. Use a value of 0 to hide initializers completely.
             # The appearance of the initializer of individual variables and defines in the
             # documentation can be controlled using \showinitializer or \hideinitializer
             # command in the documentation regardless of this setting.
             MAX_INITIALIZER_LINES  = 30
             # Set the SHOW_USED_FILES tag to NO to disable the list of files generated
             # at the bottom of the documentation of classes and structs. If set to YES the
             # list will mention the files that were used to generate the documentation.
             SHOW_USED_FILES        = YES
             # If the sources in your project are distributed over multiple directories
             # then setting the SHOW_DIRECTORIES tag to YES will show the directory hierarchy
             # in the documentation. The default is NO.
-            SHOW_DIRECTORIES       = YES
+            SHOW_DIRECTORIES       = NO
             # Set the SHOW_FILES tag to NO to disable the generation of the Files page.
             # This will remove the Files entry from the Quick Index and from the
             # Folder Tree View (if specified). The default is YES.
             SHOW_FILES             = YES
             # Set the SHOW_NAMESPACES tag to NO to disable the generation of the
             # Namespaces page.  This will remove the Namespaces entry from the Quick Index
             # and from the Folder Tree View (if specified). The default is YES.
             SHOW_NAMESPACES        = YES
             # The FILE_VERSION_FILTER tag can be used to specify a program or script that
             # doxygen should invoke to get the current version for each file (typically from
             # the version control system). Doxygen will invoke the program by executing (via
             # popen()) the command <command> <input-file>, where <command> is the value of
             # the FILE_VERSION_FILTER tag, and <input-file> is the name of an input file
             # provided by doxygen. Whatever the program writes to standard output
             # is used as the file version. See the manual for examples.
             FILE_VERSION_FILTER    =
             # The LAYOUT_FILE tag can be used to specify a layout file which will be parsed
             # by doxygen. The layout file controls the global structure of the generated
             # output files in an output format independent way. The create the layout file
             # that represents doxygen's defaults, run doxygen with the -l option.
             # You can optionally specify a file name after the option, if omitted
             # DoxygenLayout.xml will be used as the name of the layout file.
             LAYOUT_FILE            =
             #---------------------------------------------------------------------------
             # configuration options related to warning and progress messages
             #---------------------------------------------------------------------------
             # The QUIET tag can be used to turn on/off the messages that are generated
             # by doxygen. Possible values are YES and NO. If left blank NO is used.
             QUIET                  = NO
             # The WARNINGS tag can be used to turn on/off the warning messages that are
             # generated by doxygen. Possible values are YES and NO. If left blank
             # NO is used.
             WARNINGS               = YES
             # If WARN_IF_UNDOCUMENTED is set to YES, then doxygen will generate warnings
             # for undocumented members. If EXTRACT_ALL is set to YES then this flag will
             # automatically be disabled.
             WARN_IF_UNDOCUMENTED   = YES
             # If WARN_IF_DOC_ERROR is set to YES, doxygen will generate warnings for
             # potential errors in the documentation, such as not documenting some
             # parameters in a documented function, or documenting parameters that
             # don't exist or using markup commands wrongly.
             WARN_IF_DOC_ERROR      = YES
             # This WARN_NO_PARAMDOC option can be abled to get warnings for
             # functions that are documented, but have no documentation for their parameters
             # or return value. If set to NO (the default) doxygen will only warn about
             # wrong or incomplete parameter documentation, but not about the absence of
             # documentation.
             WARN_NO_PARAMDOC       = NO
             # The WARN_FORMAT tag determines the format of the warning messages that
             # doxygen can produce. The string should contain the $file, $line, and $text
             # tags, which will be replaced by the file and line number from which the
             # warning originated and the warning text. Optionally the format may contain
             # $version, which will be replaced by the version of the file (if it could
             # be obtained via FILE_VERSION_FILTER)
             WARN_FORMAT            = "$file:$line: $text"
             # The WARN_LOGFILE tag can be used to specify a file to which warning
             # and error messages should be written. If left blank the output is written
             # to stderr.
             WARN_LOGFILE           =
             #---------------------------------------------------------------------------
             # configuration options related to the input files
             #---------------------------------------------------------------------------
             # The INPUT tag can be used to specify the files and/or directories that contain
             # documented source files. You may enter file names like "myfile.cpp" or
             # directories like "/usr/src/myproject". Separate the files or directories
             # with spaces.
             INPUT                  = ./libsrc
             # This tag can be used to specify the character encoding of the source files
             # that doxygen parses. Internally doxygen uses the UTF-8 encoding, which is
             # also the default input encoding. Doxygen uses libiconv (or the iconv built
             # into libc) for the transcoding. See http://www.gnu.org/software/libiconv for
             # the list of possible encodings.
             INPUT_ENCODING         = UTF-8
             # If the value of the INPUT tag contains directories, you can use the
             # FILE_PATTERNS tag to specify one or more wildcard pattern (like *.cpp
             # and *.h) to filter out the source-files in the directories. If left
             # blank the following patterns are tested:
             # *.c *.cc *.cxx *.cpp *.c++ *.java *.ii *.ixx *.ipp *.i++ *.inl *.h *.hh *.hxx
             # *.hpp *.h++ *.idl *.odl *.cs *.php *.php3 *.inc *.m *.mm *.py *.f90
             FILE_PATTERNS          = *.c \
                                      *.cc \
                                      *.cxx \
                                      *.cpp \
                                      *.c++ \
                                      *.d \
                                      *.java \
                                      *.ii \
                                      *.ixx \
                                      *.ipp \
                                      *.i++ \
                                      *.inl \
                                      *.h \
                                      *.hh \
                                      *.hxx \
                                      *.hpp \
                                      *.h++ \
                                      *.idl \
                                      *.odl \
                                      *.cs \
                                      *.php \
                                      *.php3 \
                                      *.inc \
                                      *.m \
                                      *.mm \
                                      *.dox \
                                      *.py \
                                      *.f90 \
                                      *.f \
                                      *.vhd \
                                      *.vhdl
             # The RECURSIVE tag can be used to turn specify whether or not subdirectories
             # should be searched for input files as well. Possible values are YES and NO.
             # If left blank NO is used.
             RECURSIVE              = YES
             # The EXCLUDE tag can be used to specify files and/or directories that should
             # excluded from the INPUT source files. This way you can easily exclude a
             # subdirectory from a directory tree whose root is specified with the INPUT tag.
             EXCLUDE                =
             # The EXCLUDE_SYMLINKS tag can be used select whether or not files or
             # directories that are symbolic links (a Unix filesystem feature) are excluded
             # from the input.
             EXCLUDE_SYMLINKS       = NO
             # If the value of the INPUT tag contains directories, you can use the
             # EXCLUDE_PATTERNS tag to specify one or more wildcard patterns to exclude
             # certain files from those directories. Note that the wildcards are matched
             # against the file with absolute path, so to exclude all test directories
             # for example use the pattern */test/*
             EXCLUDE_PATTERNS       =
             # The EXCLUDE_SYMBOLS tag can be used to specify one or more symbol names
             # (namespaces, classes, functions, etc.) that should be excluded from the
             # output. The symbol name can be a fully qualified name, a word, or if the
             # wildcard * is used, a substring. Examples: ANamespace, AClass,
             # AClass::ANamespace, ANamespace::*Test
             EXCLUDE_SYMBOLS        =
             # The EXAMPLE_PATH tag can be used to specify one or more files or
             # directories that contain example code fragments that are included (see
             # the \include command).
-            EXAMPLE_PATH           = Doc/ressources/examples
+            EXAMPLE_PATH           =
             # If the value of the EXAMPLE_PATH tag contains directories, you can use the
             # EXAMPLE_PATTERNS tag to specify one or more wildcard pattern (like *.cpp
             # and *.h) to filter out the source-files in the directories. If left
             # blank all files are included.
             EXAMPLE_PATTERNS       = *
             # If the EXAMPLE_RECURSIVE tag is set to YES then subdirectories will be
             # searched for input files to be used with the \include or \dontinclude
             # commands irrespective of the value of the RECURSIVE tag.
             # Possible values are YES and NO. If left blank NO is used.
             EXAMPLE_RECURSIVE      = NO
             # The IMAGE_PATH tag can be used to specify one or more files or
             # directories that contain image that are included in the documentation (see
             # the \image command).
             IMAGE_PATH             =
             # The INPUT_FILTER tag can be used to specify a program that doxygen should
             # invoke to filter for each input file. Doxygen will invoke the filter program
             # by executing (via popen()) the command <filter> <input-file>, where <filter>
             # is the value of the INPUT_FILTER tag, and <input-file> is the name of an
             # input file. Doxygen will then use the output that the filter program writes
             # to standard output.  If FILTER_PATTERNS is specified, this tag will be
             # ignored.
             INPUT_FILTER           =
             # The FILTER_PATTERNS tag can be used to specify filters on a per file pattern
             # basis.  Doxygen will compare the file name with each pattern and apply the
             # filter if there is a match.  The filters are a list of the form:
             # pattern=filter (like *.cpp=my_cpp_filter). See INPUT_FILTER for further
             # info on how filters are used. If FILTER_PATTERNS is empty, INPUT_FILTER
             # is applied to all files.
             FILTER_PATTERNS        =
             # If the FILTER_SOURCE_FILES tag is set to YES, the input filter (if set using
             # INPUT_FILTER) will be used to filter the input files when producing source
             # files to browse (i.e. when SOURCE_BROWSER is set to YES).
             FILTER_SOURCE_FILES    = NO
             #---------------------------------------------------------------------------
             # configuration options related to source browsing
             #---------------------------------------------------------------------------
             # If the SOURCE_BROWSER tag is set to YES then a list of source files will
             # be generated. Documented entities will be cross-referenced with these sources.
             # Note: To get rid of all source code in the generated output, make sure also
             # VERBATIM_HEADERS is set to NO.
             SOURCE_BROWSER         = YES
             # Setting the INLINE_SOURCES tag to YES will include the body
             # of functions and classes directly in the documentation.
             INLINE_SOURCES         = YES
             # Setting the STRIP_CODE_COMMENTS tag to YES (the default) will instruct
             # doxygen to hide any special comment blocks from generated source code
             # fragments. Normal C and C++ comments will always remain visible.
             STRIP_CODE_COMMENTS    = YES
             # If the REFERENCED_BY_RELATION tag is set to YES
             # then for each documented function all documented
             # functions referencing it will be listed.
             REFERENCED_BY_RELATION = NO
             # If the REFERENCES_RELATION tag is set to YES
             # then for each documented function all documented entities
             # called/used by that function will be listed.
             REFERENCES_RELATION    = NO
             # If the REFERENCES_LINK_SOURCE tag is set to YES (the default)
             # and SOURCE_BROWSER tag is set to YES, then the hyperlinks from
             # functions in REFERENCES_RELATION and REFERENCED_BY_RELATION lists will
             # link to the source code.  Otherwise they will link to the documentation.
             REFERENCES_LINK_SOURCE = YES
             # If the USE_HTAGS tag is set to YES then the references to source code
             # will point to the HTML generated by the htags(1) tool instead of doxygen
             # built-in source browser. The htags tool is part of GNU's global source
             # tagging system (see http://www.gnu.org/software/global/global.html). You
             # will need version 4.8.6 or higher.
             USE_HTAGS              = NO
             # If the VERBATIM_HEADERS tag is set to YES (the default) then Doxygen
             # will generate a verbatim copy of the header file for each class for
             # which an include is specified. Set to NO to disable this.
             VERBATIM_HEADERS       = YES
             #---------------------------------------------------------------------------
             # configuration options related to the alphabetical class index
             #---------------------------------------------------------------------------
             # If the ALPHABETICAL_INDEX tag is set to YES, an alphabetical index
             # of all compounds will be generated. Enable this if the project
             # contains a lot of classes, structs, unions or interfaces.
             ALPHABETICAL_INDEX     = YES
             # If the alphabetical index is enabled (see ALPHABETICAL_INDEX) then
             # the COLS_IN_ALPHA_INDEX tag can be used to specify the number of columns
             # in which this list will be split (can be a number in the range [1..20])
             COLS_IN_ALPHA_INDEX    = 5
             # In case all classes in a project start with a common prefix, all
             # classes will be put under the same header in the alphabetical index.
             # The IGNORE_PREFIX tag can be used to specify one or more prefixes that
             # should be ignored while generating the index headers.
             IGNORE_PREFIX          =
             #---------------------------------------------------------------------------
             # configuration options related to the HTML output
             #---------------------------------------------------------------------------
             # If the GENERATE_HTML tag is set to YES (the default) Doxygen will
             # generate HTML output.
             GENERATE_HTML          = YES
             # The HTML_OUTPUT tag is used to specify where the HTML docs will be put.
             # If a relative path is entered the value of OUTPUT_DIRECTORY will be
             # put in front of it. If left blank `html' will be used as the default path.
             HTML_OUTPUT            = html
             # The HTML_FILE_EXTENSION tag can be used to specify the file extension for
             # each generated HTML page (for example: .htm,.php,.asp). If it is left blank
             # doxygen will generate files with .html extension.
             HTML_FILE_EXTENSION    = .html
             # The HTML_HEADER tag can be used to specify a personal HTML header for
             # each generated HTML page. If it is left blank doxygen will generate a
             # standard header.
-            HTML_HEADER            = Doc/ressources/Header
+            HTML_HEADER            =
             # The HTML_FOOTER tag can be used to specify a personal HTML footer for
             # each generated HTML page. If it is left blank doxygen will generate a
             # standard footer.
-            HTML_FOOTER            = Doc/ressources/Footer
+            HTML_FOOTER            =
             # The HTML_STYLESHEET tag can be used to specify a user-defined cascading
             # style sheet that is used by each HTML page. It can be used to
             # fine-tune the look of the HTML output. If the tag is left blank doxygen
             # will generate a default style sheet. Note that doxygen will try to copy
             # the style sheet file to the HTML output directory, so don't put your own
             # stylesheet in the HTML output directory as well, or it will be erased!
-            HTML_STYLESHEET        = Doc/ressources/doxygen.css
+            HTML_STYLESHEET        =
             # The HTML_COLORSTYLE_HUE tag controls the color of the HTML output.
             # Doxygen will adjust the colors in the stylesheet and background images
             # according to this color. Hue is specified as an angle on a colorwheel,
             # see http://en.wikipedia.org/wiki/Hue for more information.
             # For instance the value 0 represents red, 60 is yellow, 120 is green,
             # 180 is cyan, 240 is blue, 300 purple, and 360 is red again.
             # The allowed range is 0 to 359.
-            HTML_COLORSTYLE_HUE    = 218
+            HTML_COLORSTYLE_HUE    = 220
             # The HTML_COLORSTYLE_SAT tag controls the purity (or saturation) of
             # the colors in the HTML output. For a value of 0 the output will use
             # grayscales only. A value of 255 will produce the most vivid colors.
             HTML_COLORSTYLE_SAT    = 100
             # The HTML_COLORSTYLE_GAMMA tag controls the gamma correction applied to
             # the luminance component of the colors in the HTML output. Values below
             # 100 gradually make the output lighter, whereas values above 100 make
             # the output darker. The value divided by 100 is the actual gamma applied,
             # so 80 represents a gamma of 0.8, The value 220 represents a gamma of 2.2,
             # and 100 does not change the gamma.
             HTML_COLORSTYLE_GAMMA  = 80
             # If the HTML_TIMESTAMP tag is set to YES then the footer of each generated HTML
             # page will contain the date and time when the page was generated. Setting
             # this to NO can help when comparing the output of multiple runs.
             HTML_TIMESTAMP         = YES
             # If the HTML_ALIGN_MEMBERS tag is set to YES, the members of classes,
             # files or namespaces will be aligned in HTML using tables. If set to
             # NO a bullet list will be used.
             HTML_ALIGN_MEMBERS     = YES
             # If the HTML_DYNAMIC_SECTIONS tag is set to YES then the generated HTML
             # documentation will contain sections that can be hidden and shown after the
             # page has loaded. For this to work a browser that supports
             # JavaScript and DHTML is required (for instance Mozilla 1.0+, Firefox
             # Netscape 6.0+, Internet explorer 5.0+, Konqueror, or Safari).
             HTML_DYNAMIC_SECTIONS  = YES
             # If the GENERATE_DOCSET tag is set to YES, additional index files
             # will be generated that can be used as input for Apple's Xcode 3
             # integrated development environment, introduced with OSX 10.5 (Leopard).
             # To create a documentation set, doxygen will generate a Makefile in the
             # HTML output directory. Running make will produce the docset in that
             # directory and running "make install" will install the docset in
             # ~/Library/Developer/Shared/Documentation/DocSets so that Xcode will find
             # it at startup.
             # See http://developer.apple.com/tools/creatingdocsetswithdoxygen.html
             # for more information.
             GENERATE_DOCSET        = NO
             # When GENERATE_DOCSET tag is set to YES, this tag determines the name of the
             # feed. A documentation feed provides an umbrella under which multiple
             # documentation sets from a single provider (such as a company or product suite)
             # can be grouped.
             DOCSET_FEEDNAME        = "Doxygen generated docs"
             # When GENERATE_DOCSET tag is set to YES, this tag specifies a string that
             # should uniquely identify the documentation set bundle. This should be a
             # reverse domain-name style string, e.g. com.mycompany.MyDocSet. Doxygen
             # will append .docset to the name.
             DOCSET_BUNDLE_ID       = org.doxygen.Project
             # When GENERATE_PUBLISHER_ID tag specifies a string that should uniquely identify
             # the documentation publisher. This should be a reverse domain-name style
             # string, e.g. com.mycompany.MyDocSet.documentation.
             DOCSET_PUBLISHER_ID    = org.doxygen.Publisher
             # The GENERATE_PUBLISHER_NAME tag identifies the documentation publisher.
             DOCSET_PUBLISHER_NAME  = Publisher
             # If the GENERATE_HTMLHELP tag is set to YES, additional index files
             # will be generated that can be used as input for tools like the
             # Microsoft HTML help workshop to generate a compiled HTML help file (.chm)
             # of the generated HTML documentation.
             GENERATE_HTMLHELP      = NO
             # If the GENERATE_HTMLHELP tag is set to YES, the CHM_FILE tag can
             # be used to specify the file name of the resulting .chm file. You
             # can add a path in front of the file if the result should not be
             # written to the html output directory.
             CHM_FILE               =
             # If the GENERATE_HTMLHELP tag is set to YES, the HHC_LOCATION tag can
             # be used to specify the location (absolute path including file name) of
             # the HTML help compiler (hhc.exe). If non-empty doxygen will try to run
             # the HTML help compiler on the generated index.hhp.
             HHC_LOCATION           =
             # If the GENERATE_HTMLHELP tag is set to YES, the GENERATE_CHI flag
             # controls if a separate .chi index file is generated (YES) or that
             # it should be included in the master .chm file (NO).
             GENERATE_CHI           = NO
             # If the GENERATE_HTMLHELP tag is set to YES, the CHM_INDEX_ENCODING
             # is used to encode HtmlHelp index (hhk), content (hhc) and project file
             # content.
             CHM_INDEX_ENCODING     =
             # If the GENERATE_HTMLHELP tag is set to YES, the BINARY_TOC flag
             # controls whether a binary table of contents is generated (YES) or a
             # normal table of contents (NO) in the .chm file.
             BINARY_TOC             = NO
             # The TOC_EXPAND flag can be set to YES to add extra items for group members
             # to the contents of the HTML help documentation and to the tree view.
             TOC_EXPAND             = NO
             # If the GENERATE_QHP tag is set to YES and both QHP_NAMESPACE and
             # QHP_VIRTUAL_FOLDER are set, an additional index file will be generated
             # that can be used as input for Qt's qhelpgenerator to generate a
             # Qt Compressed Help (.qch) of the generated HTML documentation.
             GENERATE_QHP           = NO
             # If the QHG_LOCATION tag is specified, the QCH_FILE tag can
             # be used to specify the file name of the resulting .qch file.
             # The path specified is relative to the HTML output folder.
             QCH_FILE               =
             # The QHP_NAMESPACE tag specifies the namespace to use when generating
             # Qt Help Project output. For more information please see
             # http://doc.trolltech.com/qthelpproject.html#namespace
             QHP_NAMESPACE          = org.doxygen.Project
             # The QHP_VIRTUAL_FOLDER tag specifies the namespace to use when generating
             # Qt Help Project output. For more information please see
             # http://doc.trolltech.com/qthelpproject.html#virtual-folders
             QHP_VIRTUAL_FOLDER     = doc
             # If QHP_CUST_FILTER_NAME is set, it specifies the name of a custom filter to
             # add. For more information please see
             # http://doc.trolltech.com/qthelpproject.html#custom-filters
             QHP_CUST_FILTER_NAME   =
             # The QHP_CUST_FILT_ATTRS tag specifies the list of the attributes of the
             # custom filter to add. For more information please see
             # <a href="http://doc.trolltech.com/qthelpproject.html#custom-filters">
             # Qt Help Project / Custom Filters</a>.
             QHP_CUST_FILTER_ATTRS  =
             # The QHP_SECT_FILTER_ATTRS tag specifies the list of the attributes this
             # project's
             # filter section matches.
             # <a href="http://doc.trolltech.com/qthelpproject.html#filter-attributes">
             # Qt Help Project / Filter Attributes</a>.
             QHP_SECT_FILTER_ATTRS  =
             # If the GENERATE_QHP tag is set to YES, the QHG_LOCATION tag can
             # be used to specify the location of Qt's qhelpgenerator.
             # If non-empty doxygen will try to run qhelpgenerator on the generated
             # .qhp file.
             QHG_LOCATION           =
             # If the GENERATE_ECLIPSEHELP tag is set to YES, additional index files
             # will be generated, which together with the HTML files, form an Eclipse help
             # plugin. To install this plugin and make it available under the help contents
             # menu in Eclipse, the contents of the directory containing the HTML and XML
             # files needs to be copied into the plugins directory of eclipse. The name of
             # the directory within the plugins directory should be the same as
             # the ECLIPSE_DOC_ID value. After copying Eclipse needs to be restarted before
             # the help appears.
             GENERATE_ECLIPSEHELP   = NO
             # A unique identifier for the eclipse help plugin. When installing the plugin
             # the directory name containing the HTML and XML files should also have
             # this name.
             ECLIPSE_DOC_ID         = org.doxygen.Project
             # The DISABLE_INDEX tag can be used to turn on/off the condensed index at
             # top of each HTML page. The value NO (the default) enables the index and
             # the value YES disables it.
             DISABLE_INDEX          = NO
             # This tag can be used to set the number of enum values (range [1..20])
             # that doxygen will group on one line in the generated HTML documentation.
             ENUM_VALUES_PER_LINE   = 4
             # The GENERATE_TREEVIEW tag is used to specify whether a tree-like index
             # structure should be generated to display hierarchical information.
             # If the tag value is set to YES, a side panel will be generated
             # containing a tree-like index structure (just like the one that
             # is generated for HTML Help). For this to work a browser that supports
             # JavaScript, DHTML, CSS and frames is required (i.e. any modern browser).
             # Windows users are probably better off using the HTML help feature.
-            GENERATE_TREEVIEW      = YES
+            GENERATE_TREEVIEW      = NO
             # By enabling USE_INLINE_TREES, doxygen will generate the Groups, Directories,
             # and Class Hierarchy pages using a tree view instead of an ordered list.
             USE_INLINE_TREES       = NO
             # If the treeview is enabled (see GENERATE_TREEVIEW) then this tag can be
             # used to set the initial width (in pixels) of the frame in which the tree
             # is shown.
             TREEVIEW_WIDTH         = 250
             # When the EXT_LINKS_IN_WINDOW option is set to YES doxygen will open
             # links to external symbols imported via tag files in a separate window.
             EXT_LINKS_IN_WINDOW    = NO
             # Use this tag to change the font size of Latex formulas included
             # as images in the HTML documentation. The default is 10. Note that
             # when you change the font size after a successful doxygen run you need
             # to manually remove any form_*.png images from the HTML output directory
             # to force them to be regenerated.
             FORMULA_FONTSIZE       = 10
             # Use the FORMULA_TRANPARENT tag to determine whether or not the images
             # generated for formulas are transparent PNGs. Transparent PNGs are
             # not supported properly for IE 6.0, but are supported on all modern browsers.
             # Note that when changing this option you need to delete any form_*.png files
             # in the HTML output before the changes have effect.
             FORMULA_TRANSPARENT    = YES
             # When the SEARCHENGINE tag is enabled doxygen will generate a search box
             # for the HTML output. The underlying search engine uses javascript
             # and DHTML and should work on any modern browser. Note that when using
             # HTML help (GENERATE_HTMLHELP), Qt help (GENERATE_QHP), or docsets
             # (GENERATE_DOCSET) there is already a search function so this one should
             # typically be disabled. For large projects the javascript based search engine
             # can be slow, then enabling SERVER_BASED_SEARCH may provide a better solution.
             SEARCHENGINE           = YES
             # When the SERVER_BASED_SEARCH tag is enabled the search engine will be
             # implemented using a PHP enabled web server instead of at the web client
             # using Javascript. Doxygen will generate the search PHP script and index
             # file to put on the web server. The advantage of the server
             # based approach is that it scales better to large projects and allows
             # full text search. The disadvances is that it is more difficult to setup
             # and does not have live searching capabilities.
             SERVER_BASED_SEARCH    = NO
             #---------------------------------------------------------------------------
             # configuration options related to the LaTeX output
             #---------------------------------------------------------------------------
             # If the GENERATE_LATEX tag is set to YES (the default) Doxygen will
             # generate Latex output.
             GENERATE_LATEX         = YES
             # The LATEX_OUTPUT tag is used to specify where the LaTeX docs will be put.
             # If a relative path is entered the value of OUTPUT_DIRECTORY will be
             # put in front of it. If left blank `latex' will be used as the default path.
             LATEX_OUTPUT           = latex
             # The LATEX_CMD_NAME tag can be used to specify the LaTeX command name to be
             # invoked. If left blank `latex' will be used as the default command name.
             # Note that when enabling USE_PDFLATEX this option is only used for
             # generating bitmaps for formulas in the HTML output, but not in the
             # Makefile that is written to the output directory.
             LATEX_CMD_NAME         = latex
             # The MAKEINDEX_CMD_NAME tag can be used to specify the command name to
             # generate index for LaTeX. If left blank `makeindex' will be used as the
             # default command name.
             MAKEINDEX_CMD_NAME     = makeindex
             # If the COMPACT_LATEX tag is set to YES Doxygen generates more compact
             # LaTeX documents. This may be useful for small projects and may help to
             # save some trees in general.
             COMPACT_LATEX          = YES
             # The PAPER_TYPE tag can be used to set the paper type that is used
             # by the printer. Possible values are: a4, a4wide, letter, legal and
             # executive. If left blank a4wide will be used.
             PAPER_TYPE             = a4wide
             # The EXTRA_PACKAGES tag can be to specify one or more names of LaTeX
             # packages that should be included in the LaTeX output.
             EXTRA_PACKAGES         =
             # The LATEX_HEADER tag can be used to specify a personal LaTeX header for
             # the generated latex document. The header should contain everything until
             # the first chapter. If it is left blank doxygen will generate a
             # standard header. Notice: only use this tag if you know what you are doing!
             LATEX_HEADER           =
             # If the PDF_HYPERLINKS tag is set to YES, the LaTeX that is generated
             # is prepared for conversion to pdf (using ps2pdf). The pdf file will
             # contain links (just like the HTML output) instead of page references
             # This makes the output suitable for online browsing using a pdf viewer.
             PDF_HYPERLINKS         = YES
             # If the USE_PDFLATEX tag is set to YES, pdflatex will be used instead of
             # plain latex in the generated Makefile. Set this option to YES to get a
             # higher quality PDF documentation.
             USE_PDFLATEX           = YES
             # If the LATEX_BATCHMODE tag is set to YES, doxygen will add the \\batchmode.
             # command to the generated LaTeX files. This will instruct LaTeX to keep
             # running if errors occur, instead of asking the user for help.
             # This option is also used when generating formulas in HTML.
             LATEX_BATCHMODE        = NO
             # If LATEX_HIDE_INDICES is set to YES then doxygen will not
             # include the index chapters (such as File Index, Compound Index, etc.)
             # in the output.
             LATEX_HIDE_INDICES     = NO
             # If LATEX_SOURCE_CODE is set to YES then doxygen will include
             # source code with syntax highlighting in the LaTeX output.
             # Note that which sources are shown also depends on other settings
             # such as SOURCE_BROWSER.
             LATEX_SOURCE_CODE      = NO
             #---------------------------------------------------------------------------
             # configuration options related to the RTF output
             #---------------------------------------------------------------------------
             # If the GENERATE_RTF tag is set to YES Doxygen will generate RTF output
             # The RTF output is optimized for Word 97 and may not look very pretty with
             # other RTF readers or editors.
             GENERATE_RTF           = NO
             # The RTF_OUTPUT tag is used to specify where the RTF docs will be put.
             # If a relative path is entered the value of OUTPUT_DIRECTORY will be
             # put in front of it. If left blank `rtf' will be used as the default path.
             RTF_OUTPUT             = rtf
             # If the COMPACT_RTF tag is set to YES Doxygen generates more compact
             # RTF documents. This may be useful for small projects and may help to
             # save some trees in general.
             COMPACT_RTF            = NO
             # If the RTF_HYPERLINKS tag is set to YES, the RTF that is generated
             # will contain hyperlink fields. The RTF file will
             # contain links (just like the HTML output) instead of page references.
             # This makes the output suitable for online browsing using WORD or other
             # programs which support those fields.
             # Note: wordpad (write) and others do not support links.
             RTF_HYPERLINKS         = NO
             # Load stylesheet definitions from file. Syntax is similar to doxygen's
             # config file, i.e. a series of assignments. You only have to provide
             # replacements, missing definitions are set to their default value.
             RTF_STYLESHEET_FILE    =
             # Set optional variables used in the generation of an rtf document.
             # Syntax is similar to doxygen's config file.
             RTF_EXTENSIONS_FILE    =
             #---------------------------------------------------------------------------
             # configuration options related to the man page output
             #---------------------------------------------------------------------------
             # If the GENERATE_MAN tag is set to YES (the default) Doxygen will
             # generate man pages
             GENERATE_MAN           = NO
             # The MAN_OUTPUT tag is used to specify where the man pages will be put.
             # If a relative path is entered the value of OUTPUT_DIRECTORY will be
             # put in front of it. If left blank `man' will be used as the default path.
             MAN_OUTPUT             = man
             # The MAN_EXTENSION tag determines the extension that is added to
             # the generated man pages (default is the subroutine's section .3)
             MAN_EXTENSION          = .3
             # If the MAN_LINKS tag is set to YES and Doxygen generates man output,
             # then it will generate one additional man file for each entity
             # documented in the real man page(s). These additional files
             # only source the real man page, but without them the man command
             # would be unable to find the correct page. The default is NO.
             MAN_LINKS              = NO
             #---------------------------------------------------------------------------
             # configuration options related to the XML output
             #---------------------------------------------------------------------------
             # If the GENERATE_XML tag is set to YES Doxygen will
             # generate an XML file that captures the structure of
             # the code including all documentation.
             GENERATE_XML           = NO
             # The XML_OUTPUT tag is used to specify where the XML pages will be put.
             # If a relative path is entered the value of OUTPUT_DIRECTORY will be
             # put in front of it. If left blank `xml' will be used as the default path.
             XML_OUTPUT             = xml
             # The XML_SCHEMA tag can be used to specify an XML schema,
             # which can be used by a validating XML parser to check the
             # syntax of the XML files.
             XML_SCHEMA             =
             # The XML_DTD tag can be used to specify an XML DTD,
             # which can be used by a validating XML parser to check the
             # syntax of the XML files.
             XML_DTD                =
             # If the XML_PROGRAMLISTING tag is set to YES Doxygen will
             # dump the program listings (including syntax highlighting
             # and cross-referencing information) to the XML output. Note that
             # enabling this will significantly increase the size of the XML output.
             XML_PROGRAMLISTING     = YES
             #---------------------------------------------------------------------------
             # configuration options for the AutoGen Definitions output
             #---------------------------------------------------------------------------
             # If the GENERATE_AUTOGEN_DEF tag is set to YES Doxygen will
             # generate an AutoGen Definitions (see autogen.sf.net) file
             # that captures the structure of the code including all
             # documentation. Note that this feature is still experimental
             # and incomplete at the moment.
             GENERATE_AUTOGEN_DEF   = NO
             #---------------------------------------------------------------------------
             # configuration options related to the Perl module output
             #---------------------------------------------------------------------------
             # If the GENERATE_PERLMOD tag is set to YES Doxygen will
             # generate a Perl module file that captures the structure of
             # the code including all documentation. Note that this
             # feature is still experimental and incomplete at the
             # moment.
             GENERATE_PERLMOD       = NO
             # If the PERLMOD_LATEX tag is set to YES Doxygen will generate
             # the necessary Makefile rules, Perl scripts and LaTeX code to be able
             # to generate PDF and DVI output from the Perl module output.
             PERLMOD_LATEX          = NO
             # If the PERLMOD_PRETTY tag is set to YES the Perl module output will be
             # nicely formatted so it can be parsed by a human reader.  This is useful
             # if you want to understand what is going on.  On the other hand, if this
             # tag is set to NO the size of the Perl module output will be much smaller
             # and Perl will parse it just the same.
             PERLMOD_PRETTY         = YES
             # The names of the make variables in the generated doxyrules.make file
             # are prefixed with the string contained in PERLMOD_MAKEVAR_PREFIX.
             # This is useful so different doxyrules.make files included by the same
             # Makefile don't overwrite each other's variables.
             PERLMOD_MAKEVAR_PREFIX =
             #---------------------------------------------------------------------------
             # Configuration options related to the preprocessor
             #---------------------------------------------------------------------------
             # If the ENABLE_PREPROCESSING tag is set to YES (the default) Doxygen will
             # evaluate all C-preprocessor directives found in the sources and include
             # files.
             ENABLE_PREPROCESSING   = YES
             # If the MACRO_EXPANSION tag is set to YES Doxygen will expand all macro
             # names in the source code. If set to NO (the default) only conditional
             # compilation will be performed. Macro expansion can be done in a controlled
             # way by setting EXPAND_ONLY_PREDEF to YES.
             MACRO_EXPANSION        = NO
             # If the EXPAND_ONLY_PREDEF and MACRO_EXPANSION tags are both set to YES
             # then the macro expansion is limited to the macros specified with the
             # PREDEFINED and EXPAND_AS_DEFINED tags.
             EXPAND_ONLY_PREDEF     = NO
             # If the SEARCH_INCLUDES tag is set to YES (the default) the includes files
             # in the INCLUDE_PATH (see below) will be search if a #include is found.
             SEARCH_INCLUDES        = YES
             # The INCLUDE_PATH tag can be used to specify one or more directories that
             # contain include files that are not input files but should be processed by
             # the preprocessor.
             INCLUDE_PATH           =
             # You can use the INCLUDE_FILE_PATTERNS tag to specify one or more wildcard
             # patterns (like *.h and *.hpp) to filter out the header-files in the
             # directories. If left blank, the patterns specified with FILE_PATTERNS will
             # be used.
             INCLUDE_FILE_PATTERNS  =
             # The PREDEFINED tag can be used to specify one or more macro names that
             # are defined before the preprocessor is started (similar to the -D option of
             # gcc). The argument of the tag is a list of macros of the form: name
             # or name=definition (no spaces). If the definition and the = are
             # omitted =1 is assumed. To prevent a macro definition from being
             # undefined via #undef or recursively expanded use the := operator
             # instead of the = operator.
             PREDEFINED             =
             # If the MACRO_EXPANSION and EXPAND_ONLY_PREDEF tags are set to YES then
             # this tag can be used to specify a list of macro names that should be expanded.
             # The macro definition that is found in the sources will be used.
             # Use the PREDEFINED tag if you want to use a different macro definition.
             EXPAND_AS_DEFINED      =
             # If the SKIP_FUNCTION_MACROS tag is set to YES (the default) then
             # doxygen's preprocessor will remove all function-like macros that are alone
             # on a line, have an all uppercase name, and do not end with a semicolon. Such
             # function macros are typically used for boiler-plate code, and will confuse
             # the parser if not removed.
             SKIP_FUNCTION_MACROS   = YES
             #---------------------------------------------------------------------------
             # Configuration::additions related to external references
             #---------------------------------------------------------------------------
             # The TAGFILES option can be used to specify one or more tagfiles.
             # Optionally an initial location of the external documentation
             # can be added for each tagfile. The format of a tag file without
             # this location is as follows:
             #   TAGFILES = file1 file2 ...
             # Adding location for the tag files is done as follows:
             #   TAGFILES = file1=loc1 "file2 = loc2" ...
             # where "loc1" and "loc2" can be relative or absolute paths or
             # URLs. If a location is present for each tag, the installdox tool
             # does not have to be run to correct the links.
             # Note that each tag file must have a unique name
             # (where the name does NOT include the path)
             # If a tag file is not located in the directory in which doxygen
             # is run, you must also specify the path to the tagfile here.
             TAGFILES               =
             # When a file name is specified after GENERATE_TAGFILE, doxygen will create
             # a tag file that is based on the input files it reads.
             GENERATE_TAGFILE       =
             # If the ALLEXTERNALS tag is set to YES all external classes will be listed
             # in the class index. If set to NO only the inherited external classes
             # will be listed.
             ALLEXTERNALS           = NO
             # If the EXTERNAL_GROUPS tag is set to YES all external groups will be listed
             # in the modules index. If set to NO, only the current project's groups will
             # be listed.
             EXTERNAL_GROUPS        = YES
             # The PERL_PATH should be the absolute path and name of the perl script
             # interpreter (i.e. the result of `which perl').
             PERL_PATH              = /usr/bin/perl
             #---------------------------------------------------------------------------
             # Configuration options related to the dot tool
             #---------------------------------------------------------------------------
             # If the CLASS_DIAGRAMS tag is set to YES (the default) Doxygen will
             # generate a inheritance diagram (in HTML, RTF and LaTeX) for classes with base
             # or super classes. Setting the tag to NO turns the diagrams off. Note that
             # this option is superseded by the HAVE_DOT option below. This is only a
             # fallback. It is recommended to install and use dot, since it yields more
             # powerful graphs.
             CLASS_DIAGRAMS         = YES
             # You can define message sequence charts within doxygen comments using the \msc
             # command. Doxygen will then run the mscgen tool (see
             # http://www.mcternan.me.uk/mscgen/) to produce the chart and insert it in the
             # documentation. The MSCGEN_PATH tag allows you to specify the directory where
             # the mscgen tool resides. If left empty the tool is assumed to be found in the
             # default search path.
             MSCGEN_PATH            =
             # If set to YES, the inheritance and collaboration graphs will hide
             # inheritance and usage relations if the target is undocumented
             # or is not a class.
             HIDE_UNDOC_RELATIONS   = YES
             # If you set the HAVE_DOT tag to YES then doxygen will assume the dot tool is
             # available from the path. This tool is part of Graphviz, a graph visualization
             # toolkit from AT&T and Lucent Bell Labs. The other options in this section
             # have no effect if this option is set to NO (the default)
-            HAVE_DOT               = YES
+            HAVE_DOT               = NO
             # The DOT_NUM_THREADS specifies the number of dot invocations doxygen is
             # allowed to run in parallel. When set to 0 (the default) doxygen will
             # base this on the number of processors available in the system. You can set it
             # explicitly to a value larger than 0 to get control over the balance
             # between CPU load and processing speed.
             DOT_NUM_THREADS        = 0
             # By default doxygen will write a font called FreeSans.ttf to the output
             # directory and reference it in all dot files that doxygen generates. This
             # font does not include all possible unicode characters however, so when you need
             # these (or just want a differently looking font) you can specify the font name
             # using DOT_FONTNAME. You need need to make sure dot is able to find the font,
             # which can be done by putting it in a standard location or by setting the
             # DOTFONTPATH environment variable or by setting DOT_FONTPATH to the directory
             # containing the font.
             DOT_FONTNAME           = FreeSans.ttf
             # The DOT_FONTSIZE tag can be used to set the size of the font of dot graphs.
             # The default size is 10pt.
             DOT_FONTSIZE           = 10
             # By default doxygen will tell dot to use the output directory to look for the
             # FreeSans.ttf font (which doxygen will put there itself). If you specify a
             # different font using DOT_FONTNAME you can set the path where dot
             # can find it using this tag.
             DOT_FONTPATH           =
             # If the CLASS_GRAPH and HAVE_DOT tags are set to YES then doxygen
             # will generate a graph for each documented class showing the direct and
             # indirect inheritance relations. Setting this tag to YES will force the
             # the CLASS_DIAGRAMS tag to NO.
             CLASS_GRAPH            = YES
             # If the COLLABORATION_GRAPH and HAVE_DOT tags are set to YES then doxygen
             # will generate a graph for each documented class showing the direct and
             # indirect implementation dependencies (inheritance, containment, and
             # class references variables) of the class with other documented classes.
             COLLABORATION_GRAPH    = YES
             # If the GROUP_GRAPHS and HAVE_DOT tags are set to YES then doxygen
             # will generate a graph for groups, showing the direct groups dependencies
             GROUP_GRAPHS           = YES
             # If the UML_LOOK tag is set to YES doxygen will generate inheritance and
             # collaboration diagrams in a style similar to the OMG's Unified Modeling
             # Language.
-            UML_LOOK               = YES
+            UML_LOOK               = NO
             # If set to YES, the inheritance and collaboration graphs will show the
             # relations between templates and their instances.
             TEMPLATE_RELATIONS     = NO
             # If the ENABLE_PREPROCESSING, SEARCH_INCLUDES, INCLUDE_GRAPH, and HAVE_DOT
             # tags are set to YES then doxygen will generate a graph for each documented
             # file showing the direct and indirect include dependencies of the file with
             # other documented files.
             INCLUDE_GRAPH          = YES
             # If the ENABLE_PREPROCESSING, SEARCH_INCLUDES, INCLUDED_BY_GRAPH, and
             # HAVE_DOT tags are set to YES then doxygen will generate a graph for each
             # documented header file showing the documented files that directly or
             # indirectly include this file.
             INCLUDED_BY_GRAPH      = YES
             # If the CALL_GRAPH and HAVE_DOT options are set to YES then
             # doxygen will generate a call dependency graph for every global function
             # or class method. Note that enabling this option will significantly increase
             # the time of a run. So in most cases it will be better to enable call graphs
             # for selected functions only using the \callgraph command.
             CALL_GRAPH             = NO
             # If the CALLER_GRAPH and HAVE_DOT tags are set to YES then
             # doxygen will generate a caller dependency graph for every global function
             # or class method. Note that enabling this option will significantly increase
             # the time of a run. So in most cases it will be better to enable caller
             # graphs for selected functions only using the \callergraph command.
             CALLER_GRAPH           = NO
             # If the GRAPHICAL_HIERARCHY and HAVE_DOT tags are set to YES then doxygen
             # will graphical hierarchy of all classes instead of a textual one.
             GRAPHICAL_HIERARCHY    = YES
             # If the DIRECTORY_GRAPH, SHOW_DIRECTORIES and HAVE_DOT tags are set to YES
             # then doxygen will show the dependencies a directory has on other directories
             # in a graphical way. The dependency relations are determined by the #include
             # relations between the files in the directories.
             DIRECTORY_GRAPH        = YES
             # The DOT_IMAGE_FORMAT tag can be used to set the image format of the images
             # generated by dot. Possible values are png, jpg, or gif
             # If left blank png will be used.
             DOT_IMAGE_FORMAT       = png
             # The tag DOT_PATH can be used to specify the path where the dot tool can be
             # found. If left blank, it is assumed the dot tool can be found in the path.
             DOT_PATH               =
             # The DOTFILE_DIRS tag can be used to specify one or more directories that
             # contain dot files that are included in the documentation (see the
             # \dotfile command).
             DOTFILE_DIRS           =
             # The DOT_GRAPH_MAX_NODES tag can be used to set the maximum number of
             # nodes that will be shown in the graph. If the number of nodes in a graph
             # becomes larger than this value, doxygen will truncate the graph, which is
             # visualized by representing a node as a red box. Note that doxygen if the
             # number of direct children of the root node in a graph is already larger than
             # DOT_GRAPH_MAX_NODES then the graph will not be shown at all. Also note
             # that the size of a graph can be further restricted by MAX_DOT_GRAPH_DEPTH.
             DOT_GRAPH_MAX_NODES    = 50
             # The MAX_DOT_GRAPH_DEPTH tag can be used to set the maximum depth of the
             # graphs generated by dot. A depth value of 3 means that only nodes reachable
             # from the root by following a path via at most 3 edges will be shown. Nodes
             # that lay further from the root node will be omitted. Note that setting this
             # option to 1 or 2 may greatly reduce the computation time needed for large
             # code bases. Also note that the size of a graph can be further restricted by
             # DOT_GRAPH_MAX_NODES. Using a depth of 0 means no depth restriction.
             MAX_DOT_GRAPH_DEPTH    = 0
             # Set the DOT_TRANSPARENT tag to YES to generate images with a transparent
             # background. This is disabled by default, because dot on Windows does not
             # seem to support this out of the box. Warning: Depending on the platform used,
             # enabling this option may lead to badly anti-aliased labels on the edges of
             # a graph (i.e. they become hard to read).
             DOT_TRANSPARENT        = NO
             # Set the DOT_MULTI_TARGETS tag to YES allow dot to generate multiple output
             # files in one run (i.e. multiple -o and -T options on the command line). This
             # makes dot run faster, but since only newer versions of dot (>1.8.10)
             # support this, this feature is disabled by default.
             DOT_MULTI_TARGETS      = NO
             # If the GENERATE_LEGEND tag is set to YES (the default) Doxygen will
             # generate a legend page explaining the meaning of the various boxes and
             # arrows in the dot generated graphs.
             GENERATE_LEGEND        = YES
             # If the DOT_CLEANUP tag is set to YES (the default) Doxygen will
             # remove the intermediate dot files that are used to generate
             # the various graphs.
             DOT_CLEANUP            = YES

LPP_drivers/exemples/ScanAPB/bin/ScanAPB.bin binary modified 0 0

NO CONTENT: modified file, binary diff hidden

LPP_drivers/scripts/load.txt +1 -1

	@@ -1,1 +1,1
	1	load bin/~~BenchFIFO~~.bin		1	load bin/hello.bin

Makefile +1 0

             SCRIPTSDIR=scripts/
             LIBDIR=lib/
             BOARDSDIR=boards/
             DESIGNSDIR=designs/
             .PHONY:doc
             all: help
             help:
             	@echo
             	@echo " batch targets:"
             	@echo
             	@echo " make Patch-GRLIB     : install library into GRLIB at : $(GRLIB)"
             	@echo " make dist            : create a tar file for using into an other computer"
             	@echo " make Patched-dist    : create a tar file for with a patched grlib for using"
             	@echo "                        into an other computer"
             	@echo " make allGPL          : add a GPL HEADER in all vhdl Files"
             	@echo " make init            : add a GPL HEADER in all vhdl Files, init all files"
             	@echo " make doc             : make documentation for VHDL IPs"
             	@echo " make pdf             : make pdf documentation for VHDL IPs"
             	@echo " make C-libs          : make C drivers for APB devices"
             	@echo "                        binary files availiable on VHD_Lib/LPP_DRIVERS/lib ./includes"
             	@echo
             allGPL:
             	@echo "Scanning VHDL files ..."
             	sh $(SCRIPTSDIR)/GPL_Patcher.sh -R vhd lib
             	@echo "Scanning C files ..."
             	sh $(SCRIPTSDIR)/GPL_Patcher.sh -R c LPP_drivers
             	@echo "Scanning H files ..."
             	sh $(SCRIPTSDIR)/GPL_Patcher.sh -R h LPP_drivers
             init: C-libs
             	sh $(SCRIPTSDIR)/vhdlsynPatcher.sh
             	sh $(SCRIPTSDIR)/makeDirs.sh lib/lpp
             C-libs:APB_devs
             	make -C LPP_drivers
             APB_devs:
             	sh $(SCRIPTSDIR)/APB_DEV_UPDATER.sh
             Patch-GRLIB: init doc
             	sh $(SCRIPTSDIR)/patch.sh $(GRLIB)
             dist: init
             	tar -cvzf ./../lpp-lib.tgz ./../VHD_Lib/*
             Patched-dist: Patch-GRLIB
             	tar -cvzf ./../lpp-patched-GRLIB.tgz $(GRLIB)/*
             doc:
+            	mkdir -p doc/html/
             	cp doc/ressources/*.jpg doc/html/
             	cp doc/ressources/doxygen.css doc/html/
             	make -C lib/lpp doc
             	make -C LPP_drivers doc
             pdf: doc
             	sh $(SCRIPTSDIR)/doc.sh

designs/LFR-142200-DM-LEON3-BASE/config.vhd +4 -4

             -----------------------------------------------------------------------------
             -- LEON3 Demonstration design test bench configuration
             -- Copyright (C) 2004 Jiri Gaisler, Gaisler Research
             --
             -- This program is free software; you can redistribute it and/or modify
             -- it under the terms of the GNU General Public License as published by
             -- the Free Software Foundation; either version 2 of the License, or
             -- (at your option) any later version.
             --
             -- This program is distributed in the hope that it will be useful,
             -- but WITHOUT ANY WARRANTY; without even the implied warranty of
             -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
             -- GNU General Public License for more details.
             ------------------------------------------------------------------------------
             library techmap;
             use techmap.gencomp.all;
             package config is
             -- Technology and synthesis options
               constant CFG_FABTECH : integer := apa3;
               constant CFG_MEMTECH : integer := apa3;
               constant CFG_PADTECH : integer := inferred;
               constant CFG_NOASYNC : integer := 0;
               constant CFG_SCAN : integer := 0;
             -- Clock generator
               constant CFG_CLKTECH : integer := inferred;
-              constant CFG_CLKMUL : integer := (45);
+              constant CFG_CLKMUL : integer := (5);
-              constant CFG_CLKDIV : integer := (9);
+              constant CFG_CLKDIV : integer := (10);
-              constant CFG_OCLKDIV : integer := (8);
+              constant CFG_OCLKDIV : integer := (1);
               constant CFG_PCIDLL : integer := 0;
               constant CFG_PCISYSCLK: integer := 0;
               constant CFG_CLK_NOFB : integer := 0;
             -- LEON3 processor core
               constant CFG_LEON3 : integer := 1;
               constant CFG_NCPU : integer := (1);
               constant CFG_NWIN : integer := (7);
               constant CFG_V8 : integer := 0;
               constant CFG_MAC : integer := 0;
               constant CFG_SVT : integer := 0;
               constant CFG_RSTADDR : integer := 16#00000#;
               constant CFG_LDDEL : integer := (1);
               constant CFG_NWP : integer := (0);
               constant CFG_PWD : integer := 1*2;
               constant CFG_FPU : integer := 0 + 16*0;
               constant CFG_GRFPUSH : integer := 0;
               constant CFG_ICEN : integer := 1;
               constant CFG_ISETS : integer := 1;
               constant CFG_ISETSZ : integer := 4;
               constant CFG_ILINE : integer := 4;
               constant CFG_IREPL : integer := 0;
               constant CFG_ILOCK : integer := 0;
               constant CFG_ILRAMEN : integer := 0;
               constant CFG_ILRAMADDR: integer := 16#8E#;
               constant CFG_ILRAMSZ : integer := 1;
               constant CFG_DCEN : integer := 1;
               constant CFG_DSETS : integer := 1;
               constant CFG_DSETSZ : integer := 4;
               constant CFG_DLINE : integer := 4;
               constant CFG_DREPL : integer := 0;
               constant CFG_DLOCK : integer := 0;
               constant CFG_DSNOOP : integer := 0 + 0 + 4*0;
               constant CFG_DFIXED : integer := 16#00F3#;
               constant CFG_DLRAMEN : integer := 0;
               constant CFG_DLRAMADDR: integer := 16#8F#;
               constant CFG_DLRAMSZ : integer := 1;
               constant CFG_MMUEN : integer := 0;
               constant CFG_ITLBNUM : integer := 2;
               constant CFG_DTLBNUM : integer := 2;
               constant CFG_TLB_TYPE : integer := 1 + 0*2;
               constant CFG_TLB_REP : integer := 1;
               constant CFG_DSU : integer := 1;
               constant CFG_ITBSZ : integer := 0;
               constant CFG_ATBSZ : integer := 0;
               constant CFG_LEON3FT_EN : integer := 0;
               constant CFG_IUFT_EN : integer := 0;
               constant CFG_FPUFT_EN : integer := 0;
               constant CFG_RF_ERRINJ : integer := 0;
               constant CFG_CACHE_FT_EN : integer := 0;
               constant CFG_CACHE_ERRINJ : integer := 0;
               constant CFG_LEON3_NETLIST: integer := 0;
               constant CFG_DISAS : integer := 0 + 0;
               constant CFG_PCLOW : integer := 2;
             -- AMBA settings
               constant CFG_DEFMST : integer := (0);
               constant CFG_RROBIN : integer := 1;
               constant CFG_SPLIT : integer := 0;
               constant CFG_AHBIO : integer := 16#FFF#;
               constant CFG_APBADDR : integer := 16#800#;
               constant CFG_AHB_MON : integer := 0;
               constant CFG_AHB_MONERR : integer := 0;
               constant CFG_AHB_MONWAR : integer := 0;
             -- DSU UART
               constant CFG_AHB_UART : integer := 1;
             -- JTAG based DSU interface
               constant CFG_AHB_JTAG : integer := 0;
             -- Ethernet DSU
               constant CFG_DSU_ETH : integer := 0 + 0;
               constant CFG_ETH_BUF : integer := 1;
               constant CFG_ETH_IPM : integer := 16#C0A8#;
               constant CFG_ETH_IPL : integer := 16#0033#;
               constant CFG_ETH_ENM : integer := 16#00007A#;
               constant CFG_ETH_ENL : integer := 16#CC0001#;
             -- LEON2 memory controller
               constant CFG_MCTRL_LEON2 : integer := 1;
               constant CFG_MCTRL_RAM8BIT : integer := 0;
               constant CFG_MCTRL_RAM16BIT : integer := 0;
               constant CFG_MCTRL_5CS : integer := 0;
               constant CFG_MCTRL_SDEN : integer := 0;
               constant CFG_MCTRL_SEPBUS : integer := 0;
               constant CFG_MCTRL_INVCLK : integer := 0;
               constant CFG_MCTRL_SD64 : integer := 0;
               constant CFG_MCTRL_PAGE : integer := 0 + 0;
             -- SSRAM controller
               constant CFG_SSCTRL : integer := 0;
               constant CFG_SSCTRLP16 : integer := 0;
             -- AHB ROM
               constant CFG_AHBROMEN : integer := 0;
               constant CFG_AHBROPIP : integer := 0;
               constant CFG_AHBRODDR : integer := 16#000#;
               constant CFG_ROMADDR : integer := 16#000#;
               constant CFG_ROMMASK : integer := 16#E00# + 16#000#;
             -- AHB RAM
               constant CFG_AHBRAMEN : integer := 0;
               constant CFG_AHBRSZ : integer := 1;
               constant CFG_AHBRADDR : integer := 16#A00#;
             -- Gaisler Ethernet core
               constant CFG_GRETH : integer := 0;
               constant CFG_GRETH1G : integer := 0;
               constant CFG_ETH_FIFO : integer := 8;
             -- CAN 2.0 interface
               constant CFG_CAN : integer := 0;
               constant CFG_CANIO : integer := 16#0#;
               constant CFG_CANIRQ : integer := 0;
               constant CFG_CANLOOP : integer := 0;
               constant CFG_CAN_SYNCRST : integer := 0;
               constant CFG_CANFT : integer := 0;
             -- UART 1
               constant CFG_UART1_ENABLE : integer := 1;
               constant CFG_UART1_FIFO : integer := 1;
             -- LEON3 interrupt controller
               constant CFG_IRQ3_ENABLE : integer := 1;
             -- Modular timer
               constant CFG_GPT_ENABLE : integer := 1;
               constant CFG_GPT_NTIM : integer := (2);
               constant CFG_GPT_SW : integer := (8);
               constant CFG_GPT_TW : integer := (32);
               constant CFG_GPT_IRQ : integer := (8);
               constant CFG_GPT_SEPIRQ : integer := 1;
               constant CFG_GPT_WDOGEN : integer := 0;
               constant CFG_GPT_WDOG : integer := 16#0#;
             -- GPIO port
               constant CFG_GRGPIO_ENABLE : integer := 1;
               constant CFG_GRGPIO_IMASK : integer := 16#0000#;
               constant CFG_GRGPIO_WIDTH : integer := (7);
             -- GRLIB debugging
               constant CFG_DUART : integer := 0;
-            end;
  No newline at end of file
+            end;

designs/LFR-142200-DM-LEON3-BASE/leon3mp.vhd +244 -212

@@ -1,294 +1,326
1	-----------------------------------------------------------------------------~~-----~~	1	-----------------------------------------------------------------------------
2	-- Company:	2	-- LEON3 Demonstration design
3	-- Engineer:	3	-- Copyright (C) 2004 Jiri Gaisler, Gaisler Research
4	--	4	--
5	-- Create Date: 17:16:12 03/29/2011	5	-- This program is free software; you can redistribute it and/or modify
6	-- Design Name:	6	-- it under the terms of the GNU General Public License as published by
7	-- Module Name: top - Behavioral	7	-- the Free Software Foundation; either version 2 of the License, or
8	-- Project Name:	8	-- (at your option) any later version.
9	-- Target Devices:
10	-- Tool versions:
11	-- Description:
12	--	9	--
13	-- Dependencies:	10	-- This program is distributed in the hope that it will be useful,
		11	-- but WITHOUT ANY WARRANTY; without even the implied warranty of
		12	-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
		13	-- GNU General Public License for more details.
14	--	14	--
15	-- Revision:	15	-- You should have received a copy of the GNU General Public License
16	-- Revision 0.01 - File Created	16	-- along with this program; if not, write to the Free Software
17	-- Additional Comments:	17	-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
18	--	18	------------------------------------------------------------------------------
19	----------------------------------------------------------------------------------	19
		20
20	library ieee;	21	library ieee;
21	use ieee.std_logic_1164.all;	22	use ieee.std_logic_1164.all;
22	library grlib;	23	library grlib;
23	use grlib.amba.all;	24	use grlib.amba.all;
24	use grlib.stdlib.all;	25	use grlib.stdlib.all;
25	library techmap;	26	library techmap;
26	use techmap.gencomp.all;	27	use techmap.gencomp.all;
27	library gaisler;	28	library gaisler;
28	use gaisler.memctrl.all;	29	use gaisler.memctrl.all;
29	use gaisler.leon3.all;	30	use gaisler.leon3.all;
30	use gaisler.uart.all;	31	use gaisler.uart.all;
31	use gaisler.misc.all;	32	use gaisler.misc.all;
32	library esa;	33	library esa;
33	use esa.memoryctrl.all;	34	use esa.memoryctrl.all;
34	use work.config.all;	35	use work.config.all;
35	library lpp;	36	library lpp;
36	use lpp.lpp_amba.all;	37	use lpp.lpp_amba.all;
37	use lpp.lpp_uart.all;
38	use lpp.lpp_memory.all;	38	use lpp.lpp_memory.all;
39	use lpp.general_purpose.all;	39	--use lpp.lpp_uart.all;
		40	--use lpp.lpp_matrix.all;
		41	--use lpp.lpp_usb.all;
		42
		43	entity leon3mp is
		44	generic (
		45	fabtech : integer := CFG_FABTECH;
		46	memtech : integer := CFG_MEMTECH;
		47	padtech : integer := CFG_PADTECH;
		48	clktech : integer := CFG_CLKTECH;
		49	disas : integer := CFG_DISAS; -- Enable disassembly to console
		50	dbguart : integer := CFG_DUART; -- Print UART on console
		51	pclow : integer := CFG_PCLOW
		52	);
		53	port (
		54	clk50MHz : in std_ulogic;
		55	reset : in std_ulogic;
		56	ramclk : out std_logic;
		57
		58	ahbrxd : in std_ulogic; -- DSU rx data
		59	ahbtxd : out std_ulogic; -- DSU tx data
		60	dsubre : in std_ulogic;
		61	dsuact : out std_ulogic;
		62	urxd1 : in std_ulogic; -- UART1 rx data
		63	utxd1 : out std_ulogic; -- UART1 tx data
		64	errorn : out std_ulogic;
		65
		66	address : out std_logic_vector(18 downto 0);
		67	data : inout std_logic_vector(31 downto 0);
40		68
41	entity miniamba is	69	nBWa : out std_logic;
42	generic (	70	nBWb : out std_logic;
43	fabtech : integer := CFG_FABTECH;	71	nBWc : out std_logic;
44	memtech : integer := CFG_MEMTECH;	72	nBWd : out std_logic;
45	padtech : integer := CFG_PADTECH;	73	nBWE : out std_logic;
46	clktech : integer := CFG_CLKTECH;	74	nADSC : out std_logic;
47	disas : integer := CFG_DISAS; -- Enable disassembly to console	75	nADSP : out std_logic;
48	dbguart : integer := CFG_DUART; -- Print UART on console	76	nADV : out std_logic;
49	pclow : integer := CFG_PCLOW);	77	nGW : out std_logic;
50	Port (	78	nCE1 : out std_logic;
51	clk50MHz : in STD_LOGIC;	79	CE2 : out std_logic;
52	reset : in STD_LOGIC;	80	nCE3 : out std_logic;
53	led : out std_logic_vector(1 downto 0);	81	nOE : out std_logic;
54	~~errorn~~ : out std_ulogic;	82	MODE : out std_logic;
55	~~dsubre~~ : in std_ulogic;	83	SSRAM_CLK : out std_logic;
56	~~dsuact~~ : out std_ulogic;	84	ZZ : out std_logic;
57	ahbrxd : in std_ulogic;	85	led : out std_logic_vector(1 downto 0)
58	ahbtxd : out std_ulogic;	86	);
59	urxd1 : in std_ulogic;	87	end;
60	utxd1 : out std_ulogic;
61	data : inout std_logic_vector(31 downto 0);
62	address : out std_logic_vector(18 downto 0);
63	nBWa : out std_logic;
64	nBWb : out std_logic;
65	nBWc : out std_logic;
66	nBWd : out std_logic;
67	nBWE : out std_logic;
68	nADSC : out std_logic;
69	nADSP : out std_logic;
70	nADV : out std_logic;
71	nGW : out std_logic;
72	nCE1 : out std_logic;
73	CE2 : out std_logic;
74	nCE3 : out std_logic;
75	nOE : out std_logic;
76	MODE : out std_logic;
77	SSRAM_CLK : out std_logic;
78	ZZ : out std_logic
79	);
80	end miniamba;
81		88
82	architecture Behavioral of ~~miniamba~~ is	89	architecture Behavioral of leon3mp is
		90
		91	constant maxahbmsp : integer := CFG_NCPU+CFG_AHB_UART+
		92	CFG_GRETH+CFG_AHB_JTAG;
		93	constant maxahbm : integer := maxahbmsp;
83		94
		95	--Clk & Rst g�n�
		96	signal vcc : std_logic_vector(4 downto 0);
		97	signal gnd : std_logic_vector(4 downto 0);
		98	signal resetnl : std_ulogic;
		99	signal clk2x : std_ulogic;
		100	signal lclk : std_ulogic;
		101	signal lclk2x : std_ulogic;
		102	signal clkm : std_ulogic;
		103	signal rstn : std_ulogic;
		104	signal rstraw : std_ulogic;
		105	signal pciclk : std_ulogic;
		106	signal sdclkl : std_ulogic;
		107	signal cgi : clkgen_in_type;
		108	signal cgo : clkgen_out_type;
84	--- AHB / APB	109	--- AHB / APB
85	signal apbi : apb_slv_in_type;	110	signal apbi : apb_slv_in_type;
86	signal apbo : apb_slv_out_vector := (others => apb_none);	111	signal apbo : apb_slv_out_vector := (others => apb_none);
87	signal ahbsi : ahb_slv_in_type;	112	signal ahbsi : ahb_slv_in_type;
88	signal ahbso : ahb_slv_out_vector := (others => ahbs_none);	113	signal ahbso : ahb_slv_out_vector := (others => ahbs_none);
89	signal ahbmi : ahb_mst_in_type;	114	signal ahbmi : ahb_mst_in_type;
90	signal ahbmo : ahb_mst_out_vector := (others => ahbm_none);	115	signal ahbmo : ahb_mst_out_vector := (others => ahbm_none);
91	-- ~~AHB~~UART	116	--UART
92	signal ahbuarti: uart_in_type;	117	signal ahbuarti : uart_in_type;
93	signal ahbuarto: uart_out_type;	118	signal ahbuarto : uart_out_type;
94	signal apbuarti: uart_in_type;	119	signal apbuarti : uart_in_type;
95	signal apbuarto: uart_out_type;	120	signal apbuarto : uart_out_type;
96	signal rxd2 : std_ulogic;	121	--MEM CTRLR
97	signal rxd1 : std_ulogic;	122	signal memi : memory_in_type;
98	signal txd1 : std_ulogic;	123	signal memo : memory_out_type;
99		124	signal wpo : wprot_out_type;
100	signal vcc : std_logic_vector(4 downto 0);	125	signal sdo : sdram_out_type;
101	signal gnd : std_logic_vector(4 downto 0);	126	--IRQ
102		127	signal irqi : irq_in_vector(0 to CFG_NCPU-1);
103	-- MEM CTRLR	128	signal irqo : irq_out_vector(0 to CFG_NCPU-1);
104	signal memi : memory_in_type;	129	--Timer
105	signal ~~memo~~ : ~~memory_out~~_type;	130	signal gpti : gptimer_in_type;
106	signal ~~sdo~~ : ~~sdram~~_out_type;	131	signal gpto : gptimer_out_type;
107	signal sdo3 : sdctrl_out_type;	132	--GPIO
108	signal ~~wpo~~ : ~~wprot_out~~_type;	133	signal gpioi : gpio_in_type;
		134	signal gpioo : gpio_out_type;
		135	--DSU
		136	signal dbgi : l3_debug_in_vector(0 to CFG_NCPU-1);
		137	signal dbgo : l3_debug_out_vector(0 to CFG_NCPU-1);
		138	signal dsui : dsu_in_type;
		139	signal dsuo : dsu_out_type;
		140	----------------------------------------------------------------------
		141	--- AJOUT TEST ------------------------Signaux----------------------
		142	----------------------------------------------------------------------
		143	-- TEST USB
		144	--signal USB_Read : std_logic;
		145	--signal USB_Write : std_logic;
109		146
110	signal clkm : std_ulogic;	147	-- MATRICE SPECTRALE
111	signal ~~resetnl~~ : std_ulogic;	148	--signal Matrix_Write : std_logic;
112	signal sdclkl : std_ulogic;	149	--signal Matrix_Read : std_logic_vector(1 downto 0);
113	signal pciclk : std_ulogic;	150	--signal Matrix_Full : std_logic_vector(1 downto 0);
114	signal lclk : std_ulogic;	151	--signal Matrix_Empty : std_logic_vector(1 downto 0);
115	signal rstn : std_ulogic;	152	--signal Matrix_Data1 : std_logic_vector(15 downto 0);
116	signal clk2x : std_ulogic;	153	--signal Matrix_Data2 : std_logic_vector(15 downto 0);
117	signal rstraw : std_logic;	154	--signal Matrix_Result : std_logic_vector(31 downto 0);
118	signal rstneg : std_logic;
119	signal lock : std_logic;
120	signal cgi : clkgen_in_type;
121	signal cgo : clkgen_out_type;
122		155
123	-- LEON3	156	---------------------------------------------------------------------
124	signal irqi : irq_in_vector(0 to CFG_NCPU-1);	157	constant IOAEN : integer := CFG_CAN;
125	signal irqo : irq_out_vector(0 to CFG_NCPU-1);	158	constant boardfreq : integer := 50000;
126	signal dbgi : l3_debug_in_vector(0 to CFG_NCPU-1);
127	signal dbgo : l3_debug_out_vector(0 to CFG_NCPU-1);
128
129	signal dsui : dsu_in_type;
130	signal dsuo : dsu_out_type;
131	signal dui : uart_in_type;
132	signal duo : uart_out_type;
133
134
135	constant boardfreq : integer := 50000; -- input frequency in KHz
136		159
137	begin	160	begin
138		161
139	----------------------------------------------------------------------	162	----------------------------------------------------------------------
140	--- Reset and Clock generation -------------------------------------	163	--- Reset and Clock generation -------------------------------------
141	----------------------------------------------------------------------	164	----------------------------------------------------------------------
142		165
143	-- vcc <= (others => '1'); gnd <= (others => '0');
144	-- cgi.pllctrl <= "00"; cgi.pllrst <= rstraw;
145	-- rstneg <= reset;
146	--
147	-- rst0 : rstgen port map (rstneg, clkm, '1', rstn, rstraw);
148	-- lock <= cgo.clklock;
149	--
150	-- clk_pad : clkpad generic map (tech => padtech) port map (clk50MHz, lclk);
151	----
152	---- clkgen0 : clkgen -- clock generator MUL 4, DIV 5
153	---- generic map (fabtech, CFG_CLKMUL, CFG_CLKDIV, 0, 0, 0, 0, 0, BOARD_FREQ, 0)
154	---- port map (lclk, gnd(0), clkm, open, open, open, open, cgi, cgo, open, open, clk2x);
155	--
156	--process(lclk)
157	--begin
158	-- if lclk'event and lclk = '1' then
159	-- clkm <= not clkm;
160	-- end if;
161	--end process;
162	vcc <= (others => '1'); gnd <= (others => '0');	166	vcc <= (others => '1'); gnd <= (others => '0');
163	cgi.pllctrl <= "00"; cgi.pllrst <= rstraw;	167	cgi.pllctrl <= "00"; cgi.pllrst <= rstraw;
		168
		169	rst0 : rstgen port map (reset, clkm, cgo.clklock, rstn, rstraw);
164		170
165	clk_pad : inpad generic map (tech => 0) port map (clk50MHz, lclk);	171
		172	clk_pad : clkpad generic map (tech => padtech) port map (clk50MHz, lclk2x);
166		173
167	clkgen0 : clkgen -- clock generator	174	clkgen0 : clkgen -- clock generator
168	generic map (clktech, CFG_CLKMUL, CFG_CLKDIV, CFG_MCTRL_SDEN,	175	generic map (clktech, CFG_CLKMUL, CFG_CLKDIV, CFG_MCTRL_SDEN,
169	CFG_CLK_NOFB, 0, 0, 0, boardfreq, 0, 0, CFG_OCLKDIV)	176	CFG_CLK_NOFB, 0, 0, 0, boardfreq, 0, 0, CFG_OCLKDIV)
170	port map (lclk, lclk, clkm, open, ~~open~~, ~~open~~, ~~open~~, cgi, cgo);	177	port map (lclk, lclk, clkm, open, clk2x, sdclkl, pciclk, cgi, cgo);
171		178
172	resetn_pad : inpad generic map (tech => padtech) port map (reset, resetnl);	179	ramclk <= clkm;
173	rst0 : rstgen -- reset generator	180	process(lclk2x)
174	port map (resetnl, clkm, cgo.clklock, rstn, rstraw);	181	begin
175	--led(5) <= cgo.clklock;	182	if lclk2x'event and lclk2x = '1' then
176		183	lclk <= not lclk;
177		184	end if;
178	--------------------------------------	185	end process;
179	--- CLK_DIVIDER ----------------------
180	--------------------------------------
181	clk_divider0 : Clk_divider
182	generic map (OSC_freqHz => 50000000, TargetFreq_Hz => 5)
183	Port map( clkm, rstn, led(1));
184
185	-------------------------------
186	--- AHB CONTROLLER ------------
187	-------------------------------
188	ahb0 : ahbctrl -- AHB arbiter/multiplexer
189	generic map (defmast => 0, --AHB_UART default master
190	split => CFG_SPLIT,
191	rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO, ioen => 1,
192	nahbm => 3,
193	nahbs => 2)
194	port map (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso);
195
196
197	-------------------------------
198	--- MEMORY CONTROLLER ---------
199	-------------------------------
200	memctrlr : mctrl generic map (hindex => 0,pindex => 0, paddr => 0)
201	port map (rstn, clkm, memi, memo, ahbsi, ahbso(0),apbi,apbo(0),wpo, sdo);
202
203
204	bdr : for i in 0 to 3 generate
205	data_pad : iopadv generic map (tech => padtech, width => 8)
206	port map (data(31-i8 downto 24-i8), memo.data(31-i8 downto 24-i8),
207	memo.bdrive(i), memi.data(31-i8 downto 24-i8));
208	end generate;
209
210
211
212	addr_pad : outpadv generic map (width => 19, tech => padtech)
213	port map (address, memo.address(18 downto 0));
214
215
216
217	SSRAM_0:entity ssram_plugin
218	generic map (tech => padtech)
219	port map
220	(clkm,memo,SSRAM_CLK,nBWa,nBWb,nBWc,nBWd,nBWE,nADSC,nADSP,nADV,nGW,nCE1,CE2,nCE3,nOE,MODE,ZZ);
221		186
222	----------------------------------------------------------------------	187	----------------------------------------------------------------------
223	--- LEON3 processor ~~and DSU -----~~------------------------------------	188	--- LEON3 processor / DSU / IRQ ------------------------------------
224	----------------------------------------------------------------------	189	----------------------------------------------------------------------
225		190
226	l3 : if CFG_LEON3 = 1 generate	191	l3 : if CFG_LEON3 = 1 generate
227	cpu : for i in 0 to CFG_NCPU-1 generate	192	cpu : for i in 0 to CFG_NCPU-1 generate
228	u0 : leon3s -- LEON3 processor	193	u0 : leon3s -- LEON3 processor
229	generic map (i, fabtech, memtech, CFG_NWIN, CFG_DSU, CFG_FPU, CFG_V8,	194	generic map (i, fabtech, memtech, CFG_NWIN, CFG_DSU, CFG_FPU, CFG_V8,
230	0, CFG_MAC, pclow, 0, CFG_NWP, CFG_ICEN, CFG_IREPL, CFG_ISETS, CFG_ILINE,	195	0, CFG_MAC, pclow, 0, CFG_NWP, CFG_ICEN, CFG_IREPL, CFG_ISETS, CFG_ILINE,
231	CFG_ISETSZ, CFG_ILOCK, CFG_DCEN, CFG_DREPL, CFG_DSETS, CFG_DLINE, CFG_DSETSZ,	196	CFG_ISETSZ, CFG_ILOCK, CFG_DCEN, CFG_DREPL, CFG_DSETS, CFG_DLINE, CFG_DSETSZ,
232	CFG_DLOCK, CFG_DSNOOP, CFG_ILRAMEN, CFG_ILRAMSZ, CFG_ILRAMADDR, CFG_DLRAMEN,	197	CFG_DLOCK, CFG_DSNOOP, CFG_ILRAMEN, CFG_ILRAMSZ, CFG_ILRAMADDR, CFG_DLRAMEN,
233	CFG_DLRAMSZ, CFG_DLRAMADDR, CFG_MMUEN, CFG_ITLBNUM, CFG_DTLBNUM, CFG_TLB_TYPE, CFG_TLB_REP,	198	CFG_DLRAMSZ, CFG_DLRAMADDR, CFG_MMUEN, CFG_ITLBNUM, CFG_DTLBNUM, CFG_TLB_TYPE, CFG_TLB_REP,
234	CFG_LDDEL, disas, CFG_ITBSZ, CFG_PWD, CFG_SVT, CFG_RSTADDR, CFG_NCPU-1)	199	CFG_LDDEL, disas, CFG_ITBSZ, CFG_PWD, CFG_SVT, CFG_RSTADDR, CFG_NCPU-1)
235	port map (clkm, rstn, ahbmi, ahbmo(i), ahbsi, ahbso,	200	port map (clkm, rstn, ahbmi, ahbmo(i), ahbsi, ahbso,
236	irqi(i), irqo(i), dbgi(i), dbgo(i));	201	irqi(i), irqo(i), dbgi(i), dbgo(i));
237	end generate;	202	end generate;
238	errorn_pad : outpad generic map (tech => padtech) port map (errorn, dbgo(0).error);	203	errorn_pad : outpad generic map (tech => padtech) port map (errorn, dbgo(0).error);
239		204
240	dsugen : if CFG_DSU = 1 generate	205	dsugen : if CFG_DSU = 1 generate
241	dsu0 : dsu3 -- LEON3 Debug Support Unit	206	dsu0 : dsu3 -- LEON3 Debug Support Unit
242	generic map (hindex => 2, haddr => 16#900#, hmask => 16#F00#,	207	generic map (hindex => 2, haddr => 16#900#, hmask => 16#F00#,
243	ncpu => CFG_NCPU, tbits => 30, tech => memtech, irq => 0, kbytes => CFG_ATBSZ)	208	ncpu => CFG_NCPU, tbits => 30, tech => memtech, irq => 0, kbytes => CFG_ATBSZ)
244	port map (rstn, clkm, ahbmi, ahbsi, ahbso(2), dbgo, dbgi, dsui, dsuo);	209	port map (rstn, clkm, ahbmi, ahbsi, ahbso(2), dbgo, dbgi, dsui, dsuo);
245	-- dsuen_pad : inpad generic map (tech => padtech) port map (dsuen, dsui.enable);	210	-- dsuen_pad : inpad generic map (tech => padtech) port map (dsuen, dsui.enable);
246	dsui.enable <= '1';	211	dsui.enable <= '1';
247	dsubre_pad : inpad generic map (tech => padtech) port map (dsubre, dsui.break);	212	dsubre_pad : inpad generic map (tech => padtech) port map (dsubre, dsui.break);
248	dsuact_pad : outpad generic map (tech => padtech) port map (dsuact, dsuo.active);	213	dsuact_pad : outpad generic map (tech => padtech) port map (dsuact, dsuo.active);
249	end generate;	214	end generate;
250	end generate;	215	end generate;
251		216
252	nodsu : if CFG_DSU = 0 generate	217	nodsu : if CFG_DSU = 0 generate
253	ahbso(2) <= ahbs_none; dsuo.tstop <= '0'; dsuo.active <= '0';	218	ahbso(2) <= ahbs_none; dsuo.tstop <= '0'; dsuo.active <= '0';
254	end generate;	219	end generate;
255	nouah : if CFG_AHB_UART = 0 generate apbo(7) <= apb_none; end generate;	220
		221	irqctrl : if CFG_IRQ3_ENABLE /= 0 generate
		222	irqctrl0 : irqmp -- interrupt controller
		223	generic map (pindex => 2, paddr => 2, ncpu => CFG_NCPU)
		224	port map (rstn, clkm, apbi, apbo(2), irqo, irqi);
		225	end generate;
		226	irq3 : if CFG_IRQ3_ENABLE = 0 generate
		227	x : for i in 0 to CFG_NCPU-1 generate
		228	irqi(i).irl <= "0000";
		229	end generate;
		230	apbo(2) <= apb_none;
		231	end generate;
		232
		233	----------------------------------------------------------------------
		234	--- Memory controllers ---------------------------------------------
		235	----------------------------------------------------------------------
		236
		237	memctrlr : mctrl generic map (hindex => 0,pindex => 0, paddr => 0)
		238	port map (rstn, clkm, memi, memo, ahbsi, ahbso(0),apbi,apbo(0),wpo, sdo);
		239
		240	memi.brdyn <= '1'; memi.bexcn <= '1';
		241	memi.writen <= '1'; memi.wrn <= "1111"; memi.bwidth <= "10";
		242
		243	bdr : for i in 0 to 3 generate
		244	data_pad : iopadv generic map (tech => padtech, width => 8)
		245	port map (data(31-i8 downto 24-i8), memo.data(31-i8 downto 24-i8),
		246	memo.bdrive(i), memi.data(31-i8 downto 24-i8));
		247	end generate;
256		248
257		249
258	-------------------------------	250	addr_pad : outpadv generic map (width => 19, tech => padtech)
259	--- AHBUART -------------------	251	port map (address, memo.address(20 downto 2));
260	-------------------------------	252
261	dcom0 : ahbuart -- AMBA AHB Serial Debug Interface	253
262	generic map (hindex => 1, pindex => 2, paddr => 2)	254	SSRAM_0:entity ssram_plugin
263	port map (rstn, clkm, ahbuarti, ahbuarto, apbi, apbo(2), ahbmi, ahbmo(1));	255	generic map (tech => padtech)
264	dsurx_pad : inpad generic map (tech => padtech) port map (ahbrxd, rxd2);	256	port map
265	dsutx_pad : outpad generic map (tech => padtech) port map (ahbtxd, ahbuarto.txd);	257	(clkm,memo,SSRAM_CLK,nBWa,nBWb,nBWc,nBWd,nBWE,nADSC,nADSP,nADV,nGW,nCE1,CE2,nCE3,nOE,MODE,ZZ);
266	ahbuarti.rxd <= rxd2;	258
		259	----------------------------------------------------------------------
		260	--- AHB CONTROLLER -------------------------------------------------
		261	----------------------------------------------------------------------
		262
		263	ahb0 : ahbctrl -- AHB arbiter/multiplexer
		264	generic map (defmast => CFG_DEFMST, split => CFG_SPLIT,
		265	rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO,
		266	ioen => IOAEN, nahbm => maxahbm, nahbs => 8)
		267	port map (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso);
267		268
268	----------------------------------------------------------------------	269	----------------------------------------------------------------------
269	--- APB Bridge and various periherals --------------------------------	270	--- AHB UART -------------------------------------------------------
270	----------------------------------------------------------------------	271	----------------------------------------------------------------------
271	apb0 : apbctrl -- AHB/APB bridge	272	dcomgen : if CFG_AHB_UART = 1 generate
272	generic map (hindex => 3, haddr => CFG_APBADDR)	273	dcom0: ahbuart -- Debug UART
273	port map (rstn, clkm, ahbsi, ahbso(3), apbi, apbo);	274	generic map (hindex => CFG_NCPU, pindex => 7, paddr => 7)
		275	port map (rstn, clkm, ahbuarti, ahbuarto, apbi, apbo(7), ahbmi, ahbmo(CFG_NCPU));
		276	dsurx_pad : inpad generic map (tech => padtech) port map (ahbrxd, ahbuarti.rxd);
		277	dsutx_pad : outpad generic map (tech => padtech) port map (ahbtxd, ahbuarto.txd);
		278	-- led(0) <= not ahbuarti.rxd; led(1) <= not ahbuarto.txd;
		279	end generate;
		280	nouah : if CFG_AHB_UART = 0 generate apbo(7) <= apb_none; end generate;
		281
		282	----------------------------------------------------------------------
		283	--- APB Bridge -----------------------------------------------------
		284	----------------------------------------------------------------------
274		285
275	uart1 : APB_UART	286	apb0 : apbctrl -- AHB/APB bridge
276	generic map(	287	generic map (hindex => 1, haddr => CFG_APBADDR)
277	pindex => 1,	288	port map (rstn, clkm, ahbsi, ahbso(1), apbi, apbo );
278	paddr => 1)	289
279	port map(	290	----------------------------------------------------------------------
280	clk => clkm, --! Horloge du composant	291	--- GPT Timer ------------------------------------------------------
281	rst => rstn, --! Reset general du composant	292	----------------------------------------------------------------------
282	apbi => apbi, --! Registre de gestion des entr�es du bus	293
283	apbo => apbo(1), --! Registre de gestion des sorties du bus	294	gpt : if CFG_GPT_ENABLE /= 0 generate
284	TXD => utxd1, --! Transmission s�rie, c�t� composant	295	timer0 : gptimer -- timer unit
285	RXD => urxd1 --! Reception s�rie, c�t� composant	296	generic map (pindex => 3, paddr => 3, pirq => CFG_GPT_IRQ,
286	);	297	sepirq => CFG_GPT_SEPIRQ, sbits => CFG_GPT_SW, ntimers => CFG_GPT_NTIM,
		298	nbits => CFG_GPT_TW)
		299	port map (rstn, clkm, apbi, apbo(3), gpti, gpto);
		300	gpti.dhalt <= dsuo.tstop; gpti.extclk <= '0';
		301	-- led(4) <= gpto.wdog;
		302	end generate;
		303	notim : if CFG_GPT_ENABLE = 0 generate apbo(3) <= apb_none; end generate;
287		304
288		305
289	----------------------------------	306	----------------------------------------------------------------------
290	--- LED --------------------------	307	--- APB UART -------------------------------------------------------
291	----------------------------------	308	----------------------------------------------------------------------
292	led(0) <= not rxd1;	309
		310	ua1 : if CFG_UART1_ENABLE /= 0 generate
		311	uart1 : apbuart -- UART 1
		312	generic map (pindex => 1, paddr => 1, pirq => 2, console => dbguart,
		313	fifosize => CFG_UART1_FIFO)
		314	port map (rstn, clkm, apbi, apbo(1), ahbuarti, apbuarto);
		315	apbuarti.rxd <= urxd1; apbuarti.extclk <= '0'; utxd1 <= apbuarto.txd;
		316	apbuarti.ctsn <= '0'; --rtsn1 <= apbuarto.rtsn;
		317	led(0) <= not apbuarti.rxd; led(1) <= not apbuarto.txd;
		318	end generate;
		319	noua0 : if CFG_UART1_ENABLE = 0 generate apbo(1) <= apb_none; end generate;
		320
		321	---------------------------------------------------------------------
		322	--- AJOUT TEST -------------------------------------IPs------------
		323	---------------------------------------------------------------------
		324
293		325
294	end Behavioral; No newline at end of file	326	end Behavioral;

designs/LFR-142200-DM-MINIAMBA/leon3mp.vhd +176 -84

@@ -1,163 +1,255
1	----------------------------------------------------------------------------------	1	----------------------------------------------------------------------------------
2	-- Company:	2	-- Company:
3	-- Engineer:	3	-- Engineer:
4	--	4	--
5	-- Create Date: 17:16:12 03/29/2011	5	-- Create Date: 17:16:12 03/29/2011
6	-- Design Name:	6	-- Design Name:
7	-- Module Name: top - Behavioral	7	-- Module Name: top - Behavioral
8	-- Project Name:	8	-- Project Name:
9	-- Target Devices:	9	-- Target Devices:
10	-- Tool versions:	10	-- Tool versions:
11	-- Description:	11	-- Description:
12	--	12	--
13	-- Dependencies:	13	-- Dependencies:
14	--	14	--
15	-- Revision:	15	-- Revision:
16	-- Revision 0.01 - File Created	16	-- Revision 0.01 - File Created
17	-- Additional Comments:	17	-- Additional Comments:
18	--	18	--
19	----------------------------------------------------------------------------------	19	----------------------------------------------------------------------------------
20	library ~~IEEE~~;	20	library ieee;
21	use IEEE.STD_LOGIC_1164.ALL;	21	use ieee.std_logic_1164.all;
22	library grlib;	22	library grlib;
23	use grlib.amba.all;	23	use grlib.amba.all;
24	use work.config.all;	24	use grlib.stdlib.all;
		25	library techmap;
		26	use techmap.gencomp.all;
25	library gaisler;	27	library gaisler;
		28	use gaisler.memctrl.all;
		29	use gaisler.leon3.all;
26	use gaisler.uart.all;	30	use gaisler.uart.all;
27	use gaisler.misc.all;	31	use gaisler.misc.all;
28	use gaisler.leon3.all;	32	library esa;
29	library techmap;	33	use esa.memoryctrl.all;
30	use techmap.gencomp.all;	34	use work.config.all;
31	use techmap.allclkgen.all;
32	library lpp;	35	library lpp;
33	use lpp.general_purpose.all;	36	use lpp.lpp_amba.all;
34	use lpp.lpp_uart.all;	37	use lpp.lpp_uart.all;
		38	use lpp.lpp_memory.all;
		39	use lpp.general_purpose.all;
35		40
36	entity ~~top~~ is	41	entity miniamba is
37	generic (	42	generic (
38	fabtech : integer := CFG_FABTECH;	43	fabtech : integer := CFG_FABTECH;
39	memtech : integer := CFG_MEMTECH;	44	memtech : integer := CFG_MEMTECH;
40	padtech : integer := CFG_PADTECH;	45	padtech : integer := CFG_PADTECH;
41	clktech : integer := CFG_CLKTECH;	46	clktech : integer := CFG_CLKTECH;
42	disas : integer := CFG_DISAS; -- Enable disassembly to console	47	disas : integer := CFG_DISAS; -- Enable disassembly to console
43	dbguart : integer := CFG_DUART; -- Print UART on console	48	dbguart : integer := CFG_DUART; -- Print UART on console
44	pclow : integer := CFG_PCLOW);	49	pclow : integer := CFG_PCLOW);
45	Port ( clk50MHz : in STD_LOGIC;	50	Port (
		51	clk50MHz : in STD_LOGIC;
46	reset : in STD_LOGIC;	52	reset : in STD_LOGIC;
47	led : out std_logic_vector(1 downto 0);	53	led : out std_logic_vector(1 downto 0);
48	--	54	ahbrxd : in std_ulogic;
49	ahbrxd : in std_ulogic;
50	ahbtxd : out std_ulogic;	55	ahbtxd : out std_ulogic;
51	urxd1 : in std_ulogic;	56	urxd1 : in std_ulogic;
52	utxd1 : out std_ulogic	57	utxd1 : out std_ulogic;
53	);	58	data : inout std_logic_vector(31 downto 0);
54	end top;	59	address : out std_logic_vector(18 downto 0);
		60	nBWa : out std_logic;
		61	nBWb : out std_logic;
		62	nBWc : out std_logic;
		63	nBWd : out std_logic;
		64	nBWE : out std_logic;
		65	nADSC : out std_logic;
		66	nADSP : out std_logic;
		67	nADV : out std_logic;
		68	nGW : out std_logic;
		69	nCE1 : out std_logic;
		70	CE2 : out std_logic;
		71	nCE3 : out std_logic;
		72	nOE : out std_logic;
		73	MODE : out std_logic;
		74	SSRAM_CLK : out std_logic;
		75	ZZ : out std_logic
		76	);
		77	end miniamba;
55		78
56	architecture Behavioral of ~~top~~ is	79	architecture Behavioral of miniamba is
57		80
58	--- AHB / APB	81	--- AHB / APB
59	signal apbi : apb_slv_in_type;	82	signal apbi : apb_slv_in_type;
60	signal apbo : apb_slv_out_vector := (others => apb_none);	83	signal apbo : apb_slv_out_vector := (others => apb_none);
61	signal ahbsi : ahb_slv_in_type;	84	signal ahbsi : ahb_slv_in_type;
62	signal ahbso : ahb_slv_out_vector := (others => ahbs_none);	85	signal ahbso : ahb_slv_out_vector := (others => ahbs_none);
63	signal ahbmi : ahb_mst_in_type;	86	signal ahbmi : ahb_mst_in_type;
64	signal ahbmo : ahb_mst_out_vector := (others => ahbm_none);	87	signal ahbmo : ahb_mst_out_vector := (others => ahbm_none);
65	-- AHBUART	88	-- AHBUART
66	signal ahbuarti: uart_in_type;	89	signal ahbuarti: uart_in_type;
67	signal ahbuarto: uart_out_type;	90	signal ahbuarto: uart_out_type;
68	signal apbuarti: uart_in_type;	91	signal apbuarti: uart_in_type;
69	signal apbuarto: uart_out_type;	92	signal apbuarto: uart_out_type;
70	signal rxd2 : std_ulogic;	93	signal rxd2 : std_ulogic;
71	signal rxd1 : std_ulogic;	94	signal rxd1 : std_ulogic;
72	signal txd1 : std_ulogic;	95	signal txd1 : std_ulogic;
73		96
74	signal vcc : std_logic_vector(4 downto 0);	97	signal vcc : std_logic_vector(4 downto 0);
75	signal gnd : std_logic_vector(4 downto 0);	98	signal gnd : std_logic_vector(4 downto 0);
76	--signal LED_rotary : std_logic_vector(7 downto 0);	99
		100	-- MEM CTRLR
		101	signal memi : memory_in_type;
		102	signal memo : memory_out_type;
		103	signal sdo : sdram_out_type;
		104	signal sdo3 : sdctrl_out_type;
		105	signal wpo : wprot_out_type;
77		106
78	signal clkm : std_ulogic;	107	signal clkm : std_ulogic;
		108	signal resetnl : std_ulogic;
		109	signal sdclkl : std_ulogic;
		110	signal pciclk : std_ulogic;
79	signal lclk : std_ulogic;	111	signal lclk : std_ulogic;
80	signal rstn : std_ulogic;	112	signal rstn : std_ulogic;
81	signal clk2x : std_ulogic;	113	signal clk2x : std_ulogic;
82	signal rstraw : std_logic;	114	signal rstraw : std_logic;
83	signal rstneg : std_logic;	115	signal rstneg : std_logic;
84	signal lock : std_logic;	116	signal lock : std_logic;
85	signal cgi : clkgen_in_type;	117	signal cgi : clkgen_in_type;
86	signal cgo : clkgen_out_type;	118	signal cgo : clkgen_out_type;
87		119
88	constant BOARD_FREQ : integer := 50000; -- input frequency in KHz	120	-- LEON3
		121	signal irqi : irq_in_vector(0 to CFG_NCPU-1);
		122	signal irqo : irq_out_vector(0 to CFG_NCPU-1);
		123	signal dbgi : l3_debug_in_vector(0 to CFG_NCPU-1);
		124	signal dbgo : l3_debug_out_vector(0 to CFG_NCPU-1);
		125
		126	signal dsui : dsu_in_type;
		127	signal dsuo : dsu_out_type;
		128	signal dui : uart_in_type;
		129	signal duo : uart_out_type;
		130
		131
		132	constant boardfreq : integer := 50000; -- input frequency in KHz
89		133
90	begin	134	begin
91		135
92	----------------------------------------------------------------------	136	----------------------------------------------------------------------
93	--- Reset and Clock generation -------------------------------------	137	--- Reset and Clock generation -------------------------------------
94	----------------------------------------------------------------------	138	----------------------------------------------------------------------
95		139
96	vcc <= (others => '1'); gnd <= (others => '0');	140	-- vcc <= (others => '1'); gnd <= (others => '0');
97	cgi.pllctrl <= "00"; cgi.pllrst <= rstraw;	141	-- cgi.pllctrl <= "00"; cgi.pllrst <= rstraw;
98	rstneg <= reset;	142	-- rstneg <= reset;
99		143	--
100	~~rst0~~ : ~~rstgen~~ ~~port~~ ~~map~~ (~~rstneg~~, ~~clkm~~, ~~lock~~, ~~rstn~~, ~~rstraw~~);	144	-- rst0 : rstgen port map (rstneg, clkm, '1', rstn, rstraw);
101	lock <= cgo.clklock;	145	-- lock <= cgo.clklock;
102		146	--
103	clk_pad : clkpad generic map (tech => padtech) port map (clk50MHz, lclk);	147	-- clk_pad : clkpad generic map (tech => padtech) port map (clk50MHz, lclk);
104		148	----
105	~~clkgen0~~ : ~~clkgen~~ ~~-- clock generator MUL 4, DIV 5~~	149	---- clkgen0 : clkgen -- clock generator MUL 4, DIV 5
106	generic map (fabtech, CFG_CLKMUL, CFG_CLKDIV, 0, 0, 0, 0, 0, BOARD_FREQ, 0)	150	---- generic map (fabtech, CFG_CLKMUL, CFG_CLKDIV, 0, 0, 0, 0, 0, BOARD_FREQ, 0)
107	port map (lclk, gnd(0), clkm, open, open, open, open, cgi, cgo, open, open, clk2x);	151	---- port map (lclk, gnd(0), clkm, open, open, open, open, cgi, cgo, open, open, clk2x);
		152	--
		153	--process(lclk)
		154	--begin
		155	-- if lclk'event and lclk = '1' then
		156	-- clkm <= not clkm;
		157	-- end if;
		158	--end process;
		159	vcc <= (others => '1'); gnd <= (others => '0');
		160	cgi.pllctrl <= "00"; cgi.pllrst <= rstraw;
		161
		162	clk_pad : inpad generic map (tech => 0) port map (clk50MHz, lclk);
		163
		164	clkgen0 : clkgen -- clock generator
		165	generic map (clktech, CFG_CLKMUL, CFG_CLKDIV, CFG_MCTRL_SDEN,
		166	CFG_CLK_NOFB, 0, 0, 0, boardfreq, 0, 0, CFG_OCLKDIV)
		167	port map (lclk, lclk, clkm, open, open, open, open, cgi, cgo);
		168
		169	resetn_pad : inpad generic map (tech => padtech) port map (reset, resetnl);
		170	rst0 : rstgen -- reset generator
		171	port map (resetnl, clkm, cgo.clklock, rstn, rstraw);
		172	--led(5) <= cgo.clklock;
		173
108		174
109	--------------------------------------	175	--------------------------------------
110	--- CLK_DIVIDER ----------------------	176	--- CLK_DIVIDER ----------------------
111	--------------------------------------	177	--------------------------------------
112	clk_divider0 : Clk_divider	178	clk_divider0 : Clk_divider
113	generic map (OSC_freqHz => 50000000, TargetFreq_Hz => 5)	179	generic map (OSC_freqHz => 50000000, TargetFreq_Hz => 5)
114	Port map( clkm, rstn, led(1));	180	Port map( clkm, rstn, led(1));
115		181
116	-------------------------------	182	-------------------------------
117	--- AHB CONTROLLER ------------	183	--- AHB CONTROLLER ------------
118	-------------------------------	184	-------------------------------
119	ahb0 : ahbctrl -- AHB arbiter/multiplexer	185	ahb0 : ahbctrl -- AHB arbiter/multiplexer
120	generic map (defmast => CFG_DEFMST, split => CFG_SPLIT,	186	generic map (defmast => 0, --AHB_UART default master
121	rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO, ioen => 1,	187	split => CFG_SPLIT,
122	nahbm => CFG_NCPU+CFG_AHB_UART,	188	rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO, ioen => 1,
123	nahbs => 2)	189	nahbm => 3,
		190	nahbs => 2)
124	port map (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso);	191	port map (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso);
125		192
		193
		194	-------------------------------
		195	--- MEMORY CONTROLLER ---------
		196	-------------------------------
		197	memctrlr : mctrl generic map (hindex => 0,pindex => 0, paddr => 0)
		198	port map (rstn, clkm, memi, memo, ahbsi, ahbso(0),apbi,apbo(0),wpo, sdo);
		199
		200
		201	bdr : for i in 0 to 3 generate
		202	data_pad : iopadv generic map (tech => padtech, width => 8)
		203	port map (data(31-i8 downto 24-i8), memo.data(31-i8 downto 24-i8),
		204	memo.bdrive(i), memi.data(31-i8 downto 24-i8));
		205	end generate;
		206
		207
		208
		209	addr_pad : outpadv generic map (width => 19, tech => padtech)
		210	port map (address, memo.address(18 downto 0));
		211
		212
		213
		214	SSRAM_0:entity ssram_plugin
		215	generic map (tech => padtech)
		216	port map
		217	(clkm,memo,SSRAM_CLK,nBWa,nBWb,nBWc,nBWd,nBWE,nADSC,nADSP,nADV,nGW,nCE1,CE2,nCE3,nOE,MODE,ZZ);
		218
126	-------------------------------	219	-------------------------------
127	--- AHBUART -------------------	220	--- AHBUART -------------------
128	-------------------------------	221	-------------------------------
129	dcom0 : ahbuart -- AMBA AHB Serial Debug Interface	222	dcom0 : ahbuart -- AMBA AHB Serial Debug Interface
130	generic map (hindex => ~~CFG_NCPU~~, pindex => 4, paddr => 7)	223	generic map (hindex => 1, pindex => 2, paddr => 2)
131	port map (rstn, clkm, ahbuarti, ahbuarto, apbi, apbo(4), ahbmi, ahbmo(~~CFG_NCPU~~));	224	port map (rstn, clkm, ahbuarti, ahbuarto, apbi, apbo(2), ahbmi, ahbmo(1));
132	dsurx_pad : inpad generic map (tech => padtech) port map (ahbrxd, rxd2);	225	dsurx_pad : inpad generic map (tech => padtech) port map (ahbrxd, rxd2);
133	dsutx_pad : outpad generic map (tech => padtech) port map (ahbtxd, ahbuarto.txd);	226	dsutx_pad : outpad generic map (tech => padtech) port map (ahbtxd, ahbuarto.txd);
134	ahbuarti.rxd <= rxd2;	227	ahbuarti.rxd <= rxd2;
135		228
136	----------------------------------------------------------------------	229	----------------------------------------------------------------------
137	--- APB Bridge and various periherals --------------------------------	230	--- APB Bridge and various periherals --------------------------------
138	----------------------------------------------------------------------	231	----------------------------------------------------------------------
139	apb0 : apbctrl -- AHB/APB bridge	232	apb0 : apbctrl -- AHB/APB bridge
140	generic map (hindex => 1, haddr => CFG_APBADDR,~~nslaves~~ => 1)	233	generic map (hindex => 3, haddr => CFG_APBADDR)
141	port map (rstn, clkm, ahbsi, ahbso(1), apbi, apbo);	234	port map (rstn, clkm, ahbsi, ahbso(3), apbi, apbo);
142		235
143	uart1 : APB_UART	236	uart1 : APB_UART
144	generic map(	237	generic map(
145	pindex => 0,	238	pindex => 1,
146	paddr => 0)	239	paddr => 1)
147	port map(	240	port map(
148	clk => clkm, --! Horloge du composant	241	clk => clkm, --! Horloge du composant
149	rst => rstn, --! Reset general du composant	242	rst => rstn, --! Reset general du composant
150	apbi => apbi, --! Registre de gestion des entr�es du bus	243	apbi => apbi, --! Registre de gestion des entr�es du bus
151	apbo => apbo(0), --! Registre de gestion des sorties du bus	244	apbo => apbo(1), --! Registre de gestion des sorties du bus
152	TXD => utxd1, --! Transmission s�rie, c�t� composant	245	TXD => utxd1, --! Transmission s�rie, c�t� composant
153	RXD => urxd1 --! Reception s�rie, c�t� composant	246	RXD => urxd1 --! Reception s�rie, c�t� composant
154	);	247	);
155		248
156		249
157	----------------------------------	250	----------------------------------
158	--- LED --------------------------	251	--- LED --------------------------
159	----------------------------------	252	----------------------------------
160	led(0) <= not rxd1;	253	led(0) <= not rxd1;
161		254
162	end Behavioral;	255	end Behavioral; No newline at end of file
163

designs/LFR-142200-DM-MINIAMBA/top_libero.prj.convert.8.6.bak +243 -10

             KEY LIBERO "8.6"
             KEY CAPTURE "8.6.2.10"
             KEY HDLTechnology "VHDL"
             KEY VendorTechnology_Family "PROASIC3"
             KEY VendorTechnology_Die "IT14X14M4LDP"
             KEY VendorTechnology_Package "fg324"
             KEY ProjectLocation "."
             KEY SimulationType "VHDL"
             KEY Vendor "Actel"
             KEY ActiveRoot "top"
             LIST REVISIONS
             VALUE="Impl1",NUM=1
             CURREV=1
             ENDLIST
             LIST LIBRARIES
             grlib
+            dw02
             synplify
             techmap
             spw
             eth
             opencores
             gaisler
             esa
             fmf
             spansion
             gsi
             lpp
             cypress
             work
             ENDLIST
             LIST LIBRARIES_grlib
             ALIAS=grlib
             COMPILE_OPTION=COMPILE
             ENDLIST
+            LIST LIBRARIES_dw02
+            ALIAS=dw02
+            COMPILE_OPTION=COMPILE
+            ENDLIST
             LIST LIBRARIES_synplify
             ALIAS=synplify
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_techmap
             ALIAS=techmap
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_spw
             ALIAS=spw
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_eth
             ALIAS=eth
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_opencores
             ALIAS=opencores
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_gaisler
             ALIAS=gaisler
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_esa
             ALIAS=esa
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_fmf
             ALIAS=fmf
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_spansion
             ALIAS=spansion
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_gsi
             ALIAS=gsi
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_lpp
             ALIAS=lpp
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_cypress
             ALIAS=cypress
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST LIBRARIES_work
             ALIAS=work
             COMPILE_OPTION=COMPILE
             ENDLIST
             LIST FileManager
             VALUE "<project>/../../lib/grlib/stdlib/version.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/stdlib/config.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/stdlib/stdlib.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/stdlib/stdio.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/stdlib/testlib.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/util/util.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/sparc/sparc.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/sparc/sparc_disas.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/sparc/cpu_disas.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/modgen/multlib.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/modgen/leaves.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/amba/amba.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/amba/devices.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/amba/defmst.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/amba/apbctrl.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/amba/ahbctrl.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/amba/dma2ahb_pkg.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/amba/dma2ahb.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/amba/dma2ahb_tp.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
             VALUE "<project>/../../lib/grlib/amba/amba_tp.vhd,hdl"
             STATE="utd"
             LIBRARY="grlib"
             ENDFILE
+            VALUE "<project>/../../lib/tech/dw02/comp/DW02_components.vhd,hdl"
+            STATE="utd"
+            LIBRARY="dw02"
+            ENDFILE
             VALUE "<project>/../../lib/synplify/sim/synplify.vhd,hdl"
             STATE="utd"
             LIBRARY="synplify"
             ENDFILE
             VALUE "<project>/../../lib/synplify/sim/synattr.vhd,hdl"
             STATE="utd"
             LIBRARY="synplify"
             ENDFILE
             VALUE "<project>/../../lib/techmap/gencomp/gencomp.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/gencomp/netcomp.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/inferred/memory_inferred.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
+            VALUE "<project>/../../lib/techmap/inferred/tap_inferred.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
             VALUE "<project>/../../lib/techmap/inferred/ddr_inferred.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/inferred/mul_inferred.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/inferred/ddr_phy_inferred.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
+            VALUE "<project>/../../lib/techmap/dw02/mul_dw_gen.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/a3pacomp.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/memory_apa3.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/buffer_apa3.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/pads_apa3.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/clkgen_proasic3.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/ddr_proasic3.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/tap_proasic3.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc_proasic3.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/leon3ft_proasic3.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/leon3ft_proasic3_8_4_v8.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc2_proasic3.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap0.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap1.vhd,hdl"
+            STATE="utd"
+            LIBRARY="techmap"
+            ENDFILE
             VALUE "<project>/../../lib/techmap/maps/allclkgen.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/allddr.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/allmem.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/allmul.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/allpads.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/alltap.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/clkgen.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/clkmux.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/clkand.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/ddr_ireg.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/ddr_oreg.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/ddrphy.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/syncram.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/syncram64.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/syncram_2p.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/syncram_dp.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/syncfifo.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/regfile_3p.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/tap.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/techbuf.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/nandtree.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/clkpad.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/clkpad_ds.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/inpad.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/inpad_ds.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/iodpad.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/iopad.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/iopad_ds.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/lvds_combo.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/odpad.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/outpad.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/outpad_ds.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/toutpad.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/skew_outpad.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/grspwc_net.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/grspwc2_net.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/grlfpw_net.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/grfpw_net.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/leon4_net.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/mul_61x61.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/cpu_disas_net.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/grusbhc_net.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/ringosc.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/ssrctrl_net.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/system_monitor.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/grgates.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/inpad_ddr.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/outpad_ddr.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/iopad_ddr.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/syncram128bw.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/syncram128.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/syncram156bw.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/techmult.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/spictrl_net.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/techmap/maps/scanreg.vhd,hdl"
             STATE="utd"
             LIBRARY="techmap"
             ENDFILE
             VALUE "<project>/../../lib/spw/comp/spwcomp.vhd,hdl"
             STATE="utd"
             LIBRARY="spw"
             ENDFILE
             VALUE "<project>/../../lib/spw/wrapper/grspw_gen.vhd,hdl"
             STATE="utd"
             LIBRARY="spw"
             ENDFILE
             VALUE "<project>/../../lib/spw/wrapper/grspw2_gen.vhd,hdl"
             STATE="utd"
             LIBRARY="spw"
             ENDFILE
             VALUE "<project>/../../lib/eth/comp/ethcomp.vhd,hdl"
             STATE="utd"
             LIBRARY="eth"
             ENDFILE
             VALUE "<project>/../../lib/eth/core/greth_pkg.vhd,hdl"
             STATE="utd"
             LIBRARY="eth"
             ENDFILE
             VALUE "<project>/../../lib/eth/core/eth_rstgen.vhd,hdl"
             STATE="utd"
             LIBRARY="eth"
             ENDFILE
             VALUE "<project>/../../lib/eth/core/eth_edcl_ahb_mst.vhd,hdl"
             STATE="utd"
             LIBRARY="eth"
             ENDFILE
             VALUE "<project>/../../lib/eth/core/eth_ahb_mst.vhd,hdl"
             STATE="utd"
             LIBRARY="eth"
             ENDFILE
             VALUE "<project>/../../lib/eth/core/greth_tx.vhd,hdl"
             STATE="utd"
             LIBRARY="eth"
             ENDFILE
             VALUE "<project>/../../lib/eth/core/greth_rx.vhd,hdl"
             STATE="utd"
             LIBRARY="eth"
             ENDFILE
             VALUE "<project>/../../lib/eth/core/grethc.vhd,hdl"
             STATE="utd"
             LIBRARY="eth"
             ENDFILE
             VALUE "<project>/../../lib/eth/wrapper/greth_gen.vhd,hdl"
             STATE="utd"
             LIBRARY="eth"
             ENDFILE
             VALUE "<project>/../../lib/eth/wrapper/greth_gbit_gen.vhd,hdl"
             STATE="utd"
             LIBRARY="eth"
             ENDFILE
             VALUE "<project>/../../lib/opencores/occomp/occomp.vhd,hdl"
             STATE="utd"
             LIBRARY="opencores"
             ENDFILE
             VALUE "<project>/../../lib/opencores/can/cancomp.vhd,hdl"
             STATE="utd"
             LIBRARY="opencores"
             ENDFILE
             VALUE "<project>/../../lib/opencores/can/can_top.vhd,hdl"
             STATE="utd"
             LIBRARY="opencores"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/arith/arith.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/arith/mul32.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/arith/div32.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/memctrl/memctrl.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/memctrl/sdctrl.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/memctrl/sdctrl64.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/memctrl/sdmctrl.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/memctrl/srctrl.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/memctrl/spimctrl.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/leon3.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmuconfig.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmuiface.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/libmmu.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/libiu.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/libcache.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/libproc3.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/cachemem.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmu_icache.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmu_dcache.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmu_acache.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmutlbcam.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmulrue.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmulru.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmutlb.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmutw.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmu.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mmu_cache.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/cpu_disasx.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/iu3.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/grfpwx.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/mfpwx.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/grlfpwx.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/tbufmem.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/dsu3x.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/dsu3.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/proc3.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/leon3s.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/leon3cg.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/irqmp.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/grfpwxsh.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/grfpushwx.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3/leon3sh.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/leon3ft/leon3ft.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/can/can.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/can/can_mod.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/can/can_oc.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/can/can_mc.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/can/canmux.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/can/can_rd.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/misc.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/rstgen.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/gptimer.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/ahbram.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/ahbdpram.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/ahbtrace.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/ahbtrace_mb.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/ahbtrace_mmb.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/ahbmst.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/grgpio.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/ahbstat.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/logan.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/apbps2.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/charrom_package.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/charrom.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/apbvga.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/svgactrl.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/i2cmst_gen.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/spictrlx.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/spictrl.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/i2cslv.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/wild.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/wild2ahb.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/grsysmon.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/gracectrl.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/grgpreg.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/ahbmst2.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/misc/ahb_mst_iface.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/ambatest/ahbtbp.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/ambatest/ahbtbm.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/net/net.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/uart/uart.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/uart/libdcom.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/uart/apbuart.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/uart/dcom.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/uart/dcom_uart.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/uart/ahbuart.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/i2c_slave_model.v,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/sim.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/sram.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/ata_device.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/sram16.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/phy.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/ahbrep.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/delay_wire.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/spi_flash.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/pwm_check.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/usbsim.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/grusbdcsim.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/sim/grusb_dclsim.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/jtag/jtag.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/jtag/libjtagcom.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/jtag/jtagcom.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/jtag/ahbjtag.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/jtag/ahbjtag_bsd.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/jtag/bscanregs.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/jtag/bscanregsbd.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/jtag/jtagtst.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/greth/ethernet_mac.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/greth/greth.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/greth/greth_mb.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/greth/greth_gbit.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/greth/greth_gbit_mb.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/greth/grethm.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/spacewire/spacewire.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/spacewire/grspw.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/spacewire/grspw2.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/spacewire/grspwm.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/gaisler/gr1553b/gr1553b_pkg.vhd,hdl"
             STATE="utd"
             LIBRARY="gaisler"
             ENDFILE
             VALUE "<project>/../../lib/esa/memoryctrl/memoryctrl.vhd,hdl"
             STATE="utd"
             LIBRARY="esa"
             ENDFILE
             VALUE "<project>/../../lib/esa/memoryctrl/mctrl.vhd,hdl"
             STATE="utd"
             LIBRARY="esa"
             ENDFILE
             VALUE "<project>/../../lib/fmf/utilities/conversions.vhd,hdl"
             STATE="utd"
             LIBRARY="fmf"
             ENDFILE
             VALUE "<project>/../../lib/fmf/utilities/gen_utils.vhd,hdl"
             STATE="utd"
             LIBRARY="fmf"
             ENDFILE
             VALUE "<project>/../../lib/fmf/flash/flash.vhd,hdl"
             STATE="utd"
             LIBRARY="fmf"
             ENDFILE
             VALUE "<project>/../../lib/fmf/flash/s25fl064a.vhd,hdl"
             STATE="utd"
             LIBRARY="fmf"
             ENDFILE
             VALUE "<project>/../../lib/fmf/flash/m25p80.vhd,hdl"
             STATE="utd"
             LIBRARY="fmf"
             ENDFILE
             VALUE "<project>/../../lib/fmf/fifo/idt7202.vhd,hdl"
             STATE="utd"
             LIBRARY="fmf"
             ENDFILE
             VALUE "<project>/../../lib/gsi/ssram/functions.vhd,hdl"
             STATE="utd"
             LIBRARY="gsi"
             ENDFILE
             VALUE "<project>/../../lib/gsi/ssram/core_burst.vhd,hdl"
             STATE="utd"
             LIBRARY="gsi"
             ENDFILE
             VALUE "<project>/../../lib/gsi/ssram/g880e18bt.vhd,hdl"
             STATE="utd"
             LIBRARY="gsi"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/FRAME_CLK.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_16x2_CFG.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_16x2_DRVR.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_16x2_ENGINE.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_2x16_DRIVER.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_CLK_GENERATOR.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/Top_LCD.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/amba_lcd_16x2_ctrlr.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/apb_lcd_ctrlr.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/APB_IIR_CEL.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FILTER.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FILTER_RAM_CTRLR.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FILTERcfg.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FilterCTRLR.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/IIR_CEL_CTRLR.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/IIR_CEL_FILTER.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/RAM.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/RAM_CEL.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/RAM_CTRLR2.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/Top_Filtre_IIR.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/iir_filter.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/lpp_fft/APB_FFT.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
+            VALUE "<project>/../../lib/lpp/./dsp/lpp_fft/Flag_Extremum.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
             VALUE "<project>/../../lib/lpp/./dsp/lpp_fft/lpp_fft.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/ADDRcntr.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/ALU.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/Adder.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/Clk_divider.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_CONTROLER.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_MUX.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_MUX2.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_REG.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/MUX2.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/Multiplier.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/REG.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/Shifter.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./general_purpose/general_purpose.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/AD7688_drvr.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/AD7688_spi_if.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/ADS7886_drvr.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/lpp_ad_Conv.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/lpp_apb_ad_conv.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_amba/APB_MULTI_DIODE.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_amba/APB_SIMPLE_DIODE.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_amba/apb_devices_list.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_amba/lpp_amba.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/APB_AMR.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/Clock_multi.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/Dephaseur.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/Gene_Rz.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/bclk_reg.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/lpp_AMR.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_balise/APB_Balise.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_balise/lpp_balise.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_cna/APB_CNA.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_cna/CNA_TabloC.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_cna/Convertisseur_config.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_cna/Gene_SYNC.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_cna/Serialize.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_cna/Systeme_Clock.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_cna/lpp_cna.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/ALU_Driver.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/ALU_v2.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/APB_Matrix.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/DriveInputs.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/GetResult.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/MAC_v2.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/Matrix.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/SelectInputs.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/SpectralMatrix.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/Starter.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/TwoComplementer.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/lpp_matrix.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_memory/APB_FIFO.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_memory/APB_FifoRead.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_memory/APB_FifoWrite.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_memory/ApbDriver.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_memory/Fifo_Read.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_memory/Fifo_Write.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_memory/Link_Reg.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
-            VALUE "<project>/../../lib/lpp/./lpp_memory/Top_FIFO.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_memory/SSRAM_plugin.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
-            VALUE "<project>/../../lib/lpp/./lpp_memory/Top_FifoRead.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_memory/Top_FIFO.vhd,hdl"
-            STATE="utd"
-            LIBRARY="lpp"
-            ENDFILE
-            VALUE "<project>/../../lib/lpp/./lpp_memory/Top_FifoWrite.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_memory/lpp_memory.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_uart/APB_UART.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_uart/BaudGen.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_uart/Shift_REG.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_uart/UART.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
             VALUE "<project>/../../lib/lpp/./lpp_uart/lpp_uart.vhd,hdl"
             STATE="utd"
             LIBRARY="lpp"
             ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_usb/RWbuf.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
+            VALUE "<project>/../../lib/lpp/./lpp_usb/lpp_usb.vhd,hdl"
+            STATE="utd"
+            LIBRARY="lpp"
+            ENDFILE
             VALUE "<project>/../../lib/cypress/ssram/components.vhd,hdl"
             STATE="utd"
             LIBRARY="cypress"
             ENDFILE
             VALUE "<project>/../../lib/cypress/ssram/package_utility.vhd,hdl"
             STATE="utd"
             LIBRARY="cypress"
             ENDFILE
             VALUE "<project>/../../lib/cypress/ssram/cy7c1354b.vhd,hdl"
             STATE="utd"
             LIBRARY="cypress"
             ENDFILE
             VALUE "<project>/../../lib/cypress/ssram/cy7c1380d.vhd,hdl"
             STATE="utd"
             LIBRARY="cypress"
             ENDFILE
             VALUE "<project>/../../lib/work/debug/debug.vhd,hdl"
             STATE="utd"
             LIBRARY="work"
             ENDFILE
             VALUE "<project>/../../lib/work/debug/grtestmod.vhd,hdl"
             STATE="utd"
             LIBRARY="work"
             ENDFILE
             VALUE "<project>/../../lib/work/debug/cpu_disas.vhd,hdl"
             STATE="utd"
             LIBRARY="work"
             ENDFILE
             VALUE "<project>/config.vhd,hdl"
             STATE="utd"
             LIBRARY="work"
             ENDFILE
             VALUE "<project>/ahbrom.vhd,hdl"
             STATE="utd"
             LIBRARY="work"
             ENDFILE
             VALUE "<project>/leon3mp.vhd,hdl"
             STATE="utd"
             LIBRARY="work"
             ENDFILE
             VALUE "<project>/../../boards/LFR-142200-DM/LFR-142200-DM-MINIAMBA.pdc,pdc"
             STATE="utd"
             ENDFILE
             ENDLIST
             LIST SimulationOptions
             ENDLIST
             LIST ExcludePackageForSimulation
             LIST top
             ENDLIST
             ENDLIST
             LIST ExcludePackageForSynthesis
             LIST top
             VALUE "<project>/../../lib/grlib/stdlib/stdio.vhd,hdl"
             VALUE "<project>/../../lib/grlib/stdlib/testlib.vhd,hdl"
             VALUE "<project>/../../lib/grlib/util/util.vhd,hdl"
             VALUE "<project>/../../lib/grlib/sparc/sparc_disas.vhd,hdl"
             VALUE "<project>/../../lib/grlib/sparc/cpu_disas.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/dma2ahb_tp.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/amba_tp.vhd,hdl"
+            VALUE "<project>/../../lib/tech/dw02/comp/DW02_components.vhd,hdl"
             VALUE "<project>/../../lib/synplify/sim/synplify.vhd,hdl"
             VALUE "<project>/../../lib/synplify/sim/synattr.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/ambatest/ahbtbp.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/ambatest/ahbtbm.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/i2c_slave_model.v,hdl"
             VALUE "<project>/../../lib/gaisler/sim/sim.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/sram.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/ata_device.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/sram16.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/phy.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/ahbrep.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/delay_wire.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/spi_flash.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/pwm_check.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/usbsim.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/grusbdcsim.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/grusb_dclsim.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/jtagtst.vhd,hdl"
             VALUE "<project>/../../lib/fmf/utilities/conversions.vhd,hdl"
             VALUE "<project>/../../lib/fmf/utilities/gen_utils.vhd,hdl"
             VALUE "<project>/../../lib/fmf/flash/flash.vhd,hdl"
             VALUE "<project>/../../lib/fmf/flash/s25fl064a.vhd,hdl"
             VALUE "<project>/../../lib/fmf/flash/m25p80.vhd,hdl"
             VALUE "<project>/../../lib/fmf/fifo/idt7202.vhd,hdl"
             VALUE "<project>/../../lib/gsi/ssram/functions.vhd,hdl"
             VALUE "<project>/../../lib/gsi/ssram/core_burst.vhd,hdl"
             VALUE "<project>/../../lib/gsi/ssram/g880e18bt.vhd,hdl"
             VALUE "<project>/../../lib/cypress/ssram/components.vhd,hdl"
             VALUE "<project>/../../lib/cypress/ssram/package_utility.vhd,hdl"
             VALUE "<project>/../../lib/cypress/ssram/cy7c1354b.vhd,hdl"
             VALUE "<project>/../../lib/cypress/ssram/cy7c1380d.vhd,hdl"
             VALUE "<project>/../../lib/work/debug/debug.vhd,hdl"
             VALUE "<project>/../../lib/work/debug/grtestmod.vhd,hdl"
             VALUE "<project>/../../lib/work/debug/cpu_disas.vhd,hdl"
             VALUE "<project>/config.vhd,hdl"
             VALUE "<project>/ahbrom.vhd,hdl"
             VALUE "<project>/leon3mp.vhd,hdl"
             VALUE "<project>/testbench.vhd,tb_hdl"
             ENDLIST
             ENDLIST
             LIST IncludeModuleForSimulation
             ENDLIST
             LIST UserCustomizedFileList
             LIST "top"
             LIST "ideSYNTHESIS"
             USE_LIST=TRUE
             FILELIST
             VALUE "<project>/../../lib/grlib/stdlib/version.vhd,hdl"
             VALUE "<project>/../../lib/grlib/stdlib/config.vhd,hdl"
             VALUE "<project>/../../lib/grlib/stdlib/stdlib.vhd,hdl"
             VALUE "<project>/../../lib/grlib/sparc/sparc.vhd,hdl"
             VALUE "<project>/../../lib/grlib/modgen/multlib.vhd,hdl"
             VALUE "<project>/../../lib/grlib/modgen/leaves.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/amba.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/devices.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/defmst.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/apbctrl.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/ahbctrl.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/dma2ahb_pkg.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/dma2ahb.vhd,hdl"
             VALUE "<project>/../../lib/techmap/gencomp/gencomp.vhd,hdl"
             VALUE "<project>/../../lib/techmap/gencomp/netcomp.vhd,hdl"
             VALUE "<project>/../../lib/techmap/inferred/memory_inferred.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/inferred/tap_inferred.vhd,hdl"
             VALUE "<project>/../../lib/techmap/inferred/ddr_inferred.vhd,hdl"
             VALUE "<project>/../../lib/techmap/inferred/mul_inferred.vhd,hdl"
             VALUE "<project>/../../lib/techmap/inferred/ddr_phy_inferred.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/dw02/mul_dw_gen.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/a3pacomp.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/memory_apa3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/buffer_apa3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/pads_apa3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/clkgen_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/ddr_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/tap_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/leon3ft_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/leon3ft_proasic3_8_4_v8.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc2_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap0.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap1.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/allclkgen.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/allddr.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/allmem.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/allmul.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/allpads.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/alltap.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/clkgen.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/clkmux.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/clkand.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/ddr_ireg.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/ddr_oreg.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/ddrphy.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram64.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram_2p.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram_dp.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncfifo.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/regfile_3p.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/tap.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/techbuf.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/nandtree.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/clkpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/clkpad_ds.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/inpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/inpad_ds.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/iodpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/iopad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/iopad_ds.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/lvds_combo.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/odpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/outpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/outpad_ds.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/toutpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/skew_outpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grspwc_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grspwc2_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grlfpw_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grfpw_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/leon4_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/mul_61x61.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/cpu_disas_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grusbhc_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/ringosc.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/ssrctrl_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/system_monitor.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grgates.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/inpad_ddr.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/outpad_ddr.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/iopad_ddr.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram128bw.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram128.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram156bw.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/techmult.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/spictrl_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/scanreg.vhd,hdl"
             VALUE "<project>/../../lib/spw/comp/spwcomp.vhd,hdl"
             VALUE "<project>/../../lib/spw/wrapper/grspw_gen.vhd,hdl"
             VALUE "<project>/../../lib/spw/wrapper/grspw2_gen.vhd,hdl"
             VALUE "<project>/../../lib/eth/comp/ethcomp.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/greth_pkg.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/eth_rstgen.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/eth_edcl_ahb_mst.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/eth_ahb_mst.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/greth_tx.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/greth_rx.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/grethc.vhd,hdl"
             VALUE "<project>/../../lib/eth/wrapper/greth_gen.vhd,hdl"
             VALUE "<project>/../../lib/eth/wrapper/greth_gbit_gen.vhd,hdl"
             VALUE "<project>/../../lib/opencores/occomp/occomp.vhd,hdl"
             VALUE "<project>/../../lib/opencores/can/cancomp.vhd,hdl"
             VALUE "<project>/../../lib/opencores/can/can_top.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/arith/arith.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/arith/mul32.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/arith/div32.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/memctrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/sdctrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/sdctrl64.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/sdmctrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/srctrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/spimctrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/leon3.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmuconfig.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmuiface.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/libmmu.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/libiu.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/libcache.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/libproc3.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/cachemem.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmu_icache.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmu_dcache.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmu_acache.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmutlbcam.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmulrue.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmulru.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmutlb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmutw.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmu.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmu_cache.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/cpu_disasx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/iu3.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/grfpwx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mfpwx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/grlfpwx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/tbufmem.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/dsu3x.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/dsu3.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/proc3.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/leon3s.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/leon3cg.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/irqmp.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/grfpwxsh.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/grfpushwx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/leon3sh.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3ft/leon3ft.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/can.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/can_mod.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/can_oc.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/can_mc.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/canmux.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/can_rd.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/misc.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/rstgen.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/gptimer.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbram.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbdpram.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbtrace.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbtrace_mb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbtrace_mmb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbmst.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/grgpio.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbstat.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/logan.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/apbps2.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/charrom_package.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/charrom.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/apbvga.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/svgactrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/i2cmst_gen.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/spictrlx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/spictrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/i2cslv.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/wild.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/wild2ahb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/grsysmon.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/gracectrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/grgpreg.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbmst2.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahb_mst_iface.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/net/net.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/uart.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/libdcom.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/apbuart.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/dcom.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/dcom_uart.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/ahbuart.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/jtag.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/libjtagcom.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/jtagcom.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/ahbjtag.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/ahbjtag_bsd.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/bscanregs.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/bscanregsbd.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/ethernet_mac.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/greth.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/greth_mb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/greth_gbit.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/greth_gbit_mb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/grethm.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/spacewire/spacewire.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/spacewire/grspw.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/spacewire/grspw2.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/spacewire/grspwm.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/gr1553b/gr1553b_pkg.vhd,hdl"
             VALUE "<project>/../../lib/esa/memoryctrl/memoryctrl.vhd,hdl"
             VALUE "<project>/../../lib/esa/memoryctrl/mctrl.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/FRAME_CLK.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_16x2_CFG.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_16x2_DRVR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_16x2_ENGINE.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_2x16_DRIVER.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_CLK_GENERATOR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/Top_LCD.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/amba_lcd_16x2_ctrlr.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/apb_lcd_ctrlr.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/APB_IIR_CEL.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FILTER.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FILTER_RAM_CTRLR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FILTERcfg.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FilterCTRLR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/IIR_CEL_CTRLR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/IIR_CEL_FILTER.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/RAM.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/RAM_CEL.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/RAM_CTRLR2.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/Top_Filtre_IIR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/iir_filter.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/lpp_fft/APB_FFT.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./dsp/lpp_fft/Flag_Extremum.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/lpp_fft/lpp_fft.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/ADDRcntr.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/ALU.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/Adder.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/Clk_divider.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_CONTROLER.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_MUX.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_MUX2.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_REG.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MUX2.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/Multiplier.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/REG.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/Shifter.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/general_purpose.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/AD7688_drvr.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/AD7688_spi_if.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/ADS7886_drvr.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/lpp_ad_Conv.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/lpp_apb_ad_conv.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_amba/APB_MULTI_DIODE.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_amba/APB_SIMPLE_DIODE.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_amba/apb_devices_list.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_amba/lpp_amba.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/APB_AMR.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/Clock_multi.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/Dephaseur.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/Gene_Rz.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/bclk_reg.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/lpp_AMR.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_balise/APB_Balise.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_balise/lpp_balise.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/APB_CNA.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/CNA_TabloC.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/Convertisseur_config.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/Gene_SYNC.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/Serialize.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/Systeme_Clock.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/lpp_cna.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/ALU_Driver.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/ALU_v2.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/APB_Matrix.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/DriveInputs.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/GetResult.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/MAC_v2.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/Matrix.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/SelectInputs.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/SpectralMatrix.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/Starter.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/TwoComplementer.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/lpp_matrix.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/APB_FIFO.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/APB_FifoRead.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/APB_FifoWrite.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/ApbDriver.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/Fifo_Read.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/Fifo_Write.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/Link_Reg.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_memory/SSRAM_plugin.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/Top_FIFO.vhd,hdl"
-            VALUE "<project>/../../lib/lpp/./lpp_memory/Top_FifoRead.vhd,hdl"
-            VALUE "<project>/../../lib/lpp/./lpp_memory/Top_FifoWrite.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/lpp_memory.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_uart/APB_UART.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_uart/BaudGen.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_uart/Shift_REG.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_uart/UART.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_uart/lpp_uart.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_usb/RWbuf.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_usb/lpp_usb.vhd,hdl"
             VALUE "<project>/config.vhd,hdl"
             VALUE "<project>/ahbrom.vhd,hdl"
             VALUE "<project>/leon3mp.vhd,hdl"
             ENDFILELIST
             ENDLIST
             LIST "ideSIMULATION"
             USE_LIST=TRUE
             FILELIST
             VALUE "<project>/../../lib/grlib/stdlib/version.vhd,hdl"
             VALUE "<project>/../../lib/grlib/stdlib/config.vhd,hdl"
             VALUE "<project>/../../lib/grlib/stdlib/stdlib.vhd,hdl"
             VALUE "<project>/../../lib/grlib/stdlib/stdio.vhd,hdl"
             VALUE "<project>/../../lib/grlib/stdlib/testlib.vhd,hdl"
             VALUE "<project>/../../lib/grlib/util/util.vhd,hdl"
             VALUE "<project>/../../lib/grlib/sparc/sparc.vhd,hdl"
             VALUE "<project>/../../lib/grlib/sparc/sparc_disas.vhd,hdl"
             VALUE "<project>/../../lib/grlib/sparc/cpu_disas.vhd,hdl"
             VALUE "<project>/../../lib/grlib/modgen/multlib.vhd,hdl"
             VALUE "<project>/../../lib/grlib/modgen/leaves.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/amba.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/devices.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/defmst.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/apbctrl.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/ahbctrl.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/dma2ahb_pkg.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/dma2ahb.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/dma2ahb_tp.vhd,hdl"
             VALUE "<project>/../../lib/grlib/amba/amba_tp.vhd,hdl"
+            VALUE "<project>/../../lib/tech/dw02/comp/DW02_components.vhd,hdl"
             VALUE "<project>/../../lib/synplify/sim/synplify.vhd,hdl"
             VALUE "<project>/../../lib/synplify/sim/synattr.vhd,hdl"
             VALUE "<project>/../../lib/techmap/gencomp/gencomp.vhd,hdl"
             VALUE "<project>/../../lib/techmap/gencomp/netcomp.vhd,hdl"
             VALUE "<project>/../../lib/techmap/inferred/memory_inferred.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/inferred/tap_inferred.vhd,hdl"
             VALUE "<project>/../../lib/techmap/inferred/ddr_inferred.vhd,hdl"
             VALUE "<project>/../../lib/techmap/inferred/mul_inferred.vhd,hdl"
             VALUE "<project>/../../lib/techmap/inferred/ddr_phy_inferred.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/dw02/mul_dw_gen.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/a3pacomp.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/memory_apa3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/buffer_apa3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/pads_apa3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/clkgen_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/ddr_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/tap_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/leon3ft_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/leon3ft_proasic3_8_4_v8.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc2_proasic3.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap0.vhd,hdl"
+            VALUE "<project>/../../lib/techmap/proasic3/grspwc2_proasic3_16_16_rmap1.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/allclkgen.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/allddr.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/allmem.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/allmul.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/allpads.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/alltap.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/clkgen.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/clkmux.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/clkand.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/ddr_ireg.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/ddr_oreg.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/ddrphy.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram64.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram_2p.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram_dp.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncfifo.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/regfile_3p.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/tap.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/techbuf.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/nandtree.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/clkpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/clkpad_ds.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/inpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/inpad_ds.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/iodpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/iopad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/iopad_ds.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/lvds_combo.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/odpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/outpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/outpad_ds.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/toutpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/skew_outpad.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grspwc_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grspwc2_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grlfpw_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grfpw_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/leon4_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/mul_61x61.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/cpu_disas_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grusbhc_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/ringosc.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/ssrctrl_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/system_monitor.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/grgates.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/inpad_ddr.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/outpad_ddr.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/iopad_ddr.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram128bw.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram128.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/syncram156bw.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/techmult.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/spictrl_net.vhd,hdl"
             VALUE "<project>/../../lib/techmap/maps/scanreg.vhd,hdl"
             VALUE "<project>/../../lib/spw/comp/spwcomp.vhd,hdl"
             VALUE "<project>/../../lib/spw/wrapper/grspw_gen.vhd,hdl"
             VALUE "<project>/../../lib/spw/wrapper/grspw2_gen.vhd,hdl"
             VALUE "<project>/../../lib/eth/comp/ethcomp.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/greth_pkg.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/eth_rstgen.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/eth_edcl_ahb_mst.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/eth_ahb_mst.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/greth_tx.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/greth_rx.vhd,hdl"
             VALUE "<project>/../../lib/eth/core/grethc.vhd,hdl"
             VALUE "<project>/../../lib/eth/wrapper/greth_gen.vhd,hdl"
             VALUE "<project>/../../lib/eth/wrapper/greth_gbit_gen.vhd,hdl"
             VALUE "<project>/../../lib/opencores/occomp/occomp.vhd,hdl"
             VALUE "<project>/../../lib/opencores/can/cancomp.vhd,hdl"
             VALUE "<project>/../../lib/opencores/can/can_top.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/arith/arith.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/arith/mul32.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/arith/div32.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/memctrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/sdctrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/sdctrl64.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/sdmctrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/srctrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/memctrl/spimctrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/leon3.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmuconfig.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmuiface.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/libmmu.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/libiu.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/libcache.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/libproc3.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/cachemem.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmu_icache.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmu_dcache.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmu_acache.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmutlbcam.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmulrue.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmulru.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmutlb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmutw.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmu.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mmu_cache.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/cpu_disasx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/iu3.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/grfpwx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/mfpwx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/grlfpwx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/tbufmem.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/dsu3x.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/dsu3.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/proc3.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/leon3s.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/leon3cg.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/irqmp.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/grfpwxsh.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/grfpushwx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3/leon3sh.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/leon3ft/leon3ft.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/can.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/can_mod.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/can_oc.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/can_mc.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/canmux.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/can/can_rd.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/misc.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/rstgen.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/gptimer.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbram.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbdpram.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbtrace.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbtrace_mb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbtrace_mmb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbmst.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/grgpio.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbstat.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/logan.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/apbps2.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/charrom_package.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/charrom.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/apbvga.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/svgactrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/i2cmst_gen.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/spictrlx.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/spictrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/i2cslv.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/wild.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/wild2ahb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/grsysmon.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/gracectrl.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/grgpreg.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahbmst2.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/misc/ahb_mst_iface.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/ambatest/ahbtbp.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/ambatest/ahbtbm.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/net/net.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/uart.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/libdcom.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/apbuart.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/dcom.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/dcom_uart.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/uart/ahbuart.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/i2c_slave_model.v,hdl"
             VALUE "<project>/../../lib/gaisler/sim/sim.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/sram.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/ata_device.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/sram16.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/phy.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/ahbrep.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/delay_wire.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/spi_flash.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/pwm_check.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/usbsim.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/grusbdcsim.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/sim/grusb_dclsim.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/jtag.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/libjtagcom.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/jtagcom.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/ahbjtag.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/ahbjtag_bsd.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/bscanregs.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/bscanregsbd.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/jtag/jtagtst.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/ethernet_mac.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/greth.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/greth_mb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/greth_gbit.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/greth_gbit_mb.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/greth/grethm.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/spacewire/spacewire.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/spacewire/grspw.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/spacewire/grspw2.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/spacewire/grspwm.vhd,hdl"
             VALUE "<project>/../../lib/gaisler/gr1553b/gr1553b_pkg.vhd,hdl"
             VALUE "<project>/../../lib/esa/memoryctrl/memoryctrl.vhd,hdl"
             VALUE "<project>/../../lib/esa/memoryctrl/mctrl.vhd,hdl"
             VALUE "<project>/../../lib/fmf/utilities/conversions.vhd,hdl"
             VALUE "<project>/../../lib/fmf/utilities/gen_utils.vhd,hdl"
             VALUE "<project>/../../lib/fmf/flash/flash.vhd,hdl"
             VALUE "<project>/../../lib/fmf/flash/s25fl064a.vhd,hdl"
             VALUE "<project>/../../lib/fmf/flash/m25p80.vhd,hdl"
             VALUE "<project>/../../lib/fmf/fifo/idt7202.vhd,hdl"
             VALUE "<project>/../../lib/gsi/ssram/functions.vhd,hdl"
             VALUE "<project>/../../lib/gsi/ssram/core_burst.vhd,hdl"
             VALUE "<project>/../../lib/gsi/ssram/g880e18bt.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/FRAME_CLK.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_16x2_CFG.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_16x2_DRVR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_16x2_ENGINE.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_2x16_DRIVER.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/LCD_CLK_GENERATOR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/Top_LCD.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/amba_lcd_16x2_ctrlr.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./amba_lcd_16x2_ctrlr/apb_lcd_ctrlr.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/APB_IIR_CEL.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FILTER.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FILTER_RAM_CTRLR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FILTERcfg.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/FilterCTRLR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/IIR_CEL_CTRLR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/IIR_CEL_FILTER.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/RAM.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/RAM_CEL.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/RAM_CTRLR2.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/Top_Filtre_IIR.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/iir_filter/iir_filter.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/lpp_fft/APB_FFT.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./dsp/lpp_fft/Flag_Extremum.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./dsp/lpp_fft/lpp_fft.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/ADDRcntr.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/ALU.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/Adder.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/Clk_divider.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_CONTROLER.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_MUX.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_MUX2.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MAC_REG.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/MUX2.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/Multiplier.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/REG.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/Shifter.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./general_purpose/general_purpose.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/AD7688_drvr.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/AD7688_spi_if.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/ADS7886_drvr.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/lpp_ad_Conv.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_ad_Conv/lpp_apb_ad_conv.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_amba/APB_MULTI_DIODE.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_amba/APB_SIMPLE_DIODE.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_amba/apb_devices_list.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_amba/lpp_amba.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/APB_AMR.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/Clock_multi.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/Dephaseur.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/Gene_Rz.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/bclk_reg.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_AMR/lpp_AMR.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_balise/APB_Balise.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_balise/lpp_balise.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/APB_CNA.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/CNA_TabloC.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/Convertisseur_config.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/Gene_SYNC.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/Serialize.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/Systeme_Clock.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_cna/lpp_cna.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/ALU_Driver.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/ALU_v2.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/APB_Matrix.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/DriveInputs.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/GetResult.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/MAC_v2.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/Matrix.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/SelectInputs.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/SpectralMatrix.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/Starter.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/TwoComplementer.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_matrix/lpp_matrix.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/APB_FIFO.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/APB_FifoRead.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/APB_FifoWrite.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/ApbDriver.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/Fifo_Read.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/Fifo_Write.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/Link_Reg.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_memory/SSRAM_plugin.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/Top_FIFO.vhd,hdl"
-            VALUE "<project>/../../lib/lpp/./lpp_memory/Top_FifoRead.vhd,hdl"
-            VALUE "<project>/../../lib/lpp/./lpp_memory/Top_FifoWrite.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_memory/lpp_memory.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_uart/APB_UART.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_uart/BaudGen.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_uart/Shift_REG.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_uart/UART.vhd,hdl"
             VALUE "<project>/../../lib/lpp/./lpp_uart/lpp_uart.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_usb/RWbuf.vhd,hdl"
+            VALUE "<project>/../../lib/lpp/./lpp_usb/lpp_usb.vhd,hdl"
             VALUE "<project>/../../lib/cypress/ssram/components.vhd,hdl"
             VALUE "<project>/../../lib/cypress/ssram/package_utility.vhd,hdl"
             VALUE "<project>/../../lib/cypress/ssram/cy7c1354b.vhd,hdl"
             VALUE "<project>/../../lib/cypress/ssram/cy7c1380d.vhd,hdl"
             VALUE "<project>/../../lib/work/debug/debug.vhd,hdl"
             VALUE "<project>/../../lib/work/debug/grtestmod.vhd,hdl"
             VALUE "<project>/../../lib/work/debug/cpu_disas.vhd,hdl"
             VALUE "<project>/config.vhd,hdl"
             VALUE "<project>/ahbrom.vhd,hdl"
             VALUE "<project>/leon3mp.vhd,hdl"
             ENDFILELIST
             ENDLIST
             ENDLIST
             ENDLIST

lib/lpp/Doxyfile +184 -57

-            # Doxyfile 1.7.1
+            # Doxyfile 1.7.5.1
             # This file describes the settings to be used by the documentation system
             # doxygen (www.doxygen.org) for a project
             #
             # All text after a hash (#) is considered a comment and will be ignored
             # The format is:
             #       TAG = value [value, ...]
             # For lists items can also be appended using:
             #       TAG += value [value, ...]
             # Values that contain spaces should be placed between quotes (" ")
             #---------------------------------------------------------------------------
             # Project related configuration options
             #---------------------------------------------------------------------------
             # This tag specifies the encoding used for all characters in the config file
             # that follow. The default is UTF-8 which is also the encoding used for all
             # text before the first occurrence of this tag. Doxygen uses libiconv (or the
             # iconv built into libc) for the transcoding. See
             # http://www.gnu.org/software/libiconv for the list of possible encodings.
             DOXYFILE_ENCODING      = UTF-8
-            # The PROJECT_NAME tag is a single word (or a sequence of words surrounded
+            # The PROJECT_NAME tag is a single word (or sequence of words) that should
-            # by quotes) that should identify the project.
+            # identify the project. Note that if you do not use Doxywizard you need
+            # to put quotes around the project name if it contains spaces.
             PROJECT_NAME           = lib-lpp
             # The PROJECT_NUMBER tag can be used to enter a project or revision number.
             # This could be handy for archiving the generated documentation or
             # if some version control system is used.
-            PROJECT_NUMBER         = 0.4
+            PROJECT_NUMBER         = 1.0
+            # Using the PROJECT_BRIEF tag one can provide an optional one line description
+            # for a project that appears at the top of each page and should give viewer
+            # a quick idea about the purpose of the project. Keep the description short.
+            PROJECT_BRIEF          =
+            # With the PROJECT_LOGO tag one can specify an logo or icon that is
+            # included in the documentation. The maximum height of the logo should not
+            # exceed 55 pixels and the maximum width should not exceed 200 pixels.
+            # Doxygen will copy the logo to the output directory.
+            PROJECT_LOGO           =
             # The OUTPUT_DIRECTORY tag is used to specify the (relative or absolute)
             # base path where the generated documentation will be put.
             # If a relative path is entered, it will be relative to the location
             # where doxygen was started. If left blank the current directory will be used.
             OUTPUT_DIRECTORY       = ../../doc/
             # If the CREATE_SUBDIRS tag is set to YES, then doxygen will create
             # 4096 sub-directories (in 2 levels) under the output directory of each output
             # format and will distribute the generated files over these directories.
             # Enabling this option can be useful when feeding doxygen a huge amount of
             # source files, where putting all generated files in the same directory would
             # otherwise cause performance problems for the file system.
             CREATE_SUBDIRS         = NO
             # The OUTPUT_LANGUAGE tag is used to specify the language in which all
             # documentation generated by doxygen is written. Doxygen will use this
             # information to generate all constant output in the proper language.
             # The default language is English, other supported languages are:
             # Afrikaans, Arabic, Brazilian, Catalan, Chinese, Chinese-Traditional,
             # Croatian, Czech, Danish, Dutch, Esperanto, Farsi, Finnish, French, German,
             # Greek, Hungarian, Italian, Japanese, Japanese-en (Japanese with English
             # messages), Korean, Korean-en, Lithuanian, Norwegian, Macedonian, Persian,
-            # Polish, Portuguese, Romanian, Russian, Serbian, Serbian-Cyrilic, Slovak,
+            # Polish, Portuguese, Romanian, Russian, Serbian, Serbian-Cyrillic, Slovak,
             # Slovene, Spanish, Swedish, Ukrainian, and Vietnamese.
             OUTPUT_LANGUAGE        = English
             # If the BRIEF_MEMBER_DESC tag is set to YES (the default) Doxygen will
             # include brief member descriptions after the members that are listed in
             # the file and class documentation (similar to JavaDoc).
             # Set to NO to disable this.
             BRIEF_MEMBER_DESC      = YES
             # If the REPEAT_BRIEF tag is set to YES (the default) Doxygen will prepend
             # the brief description of a member or function before the detailed description.
             # Note: if both HIDE_UNDOC_MEMBERS and BRIEF_MEMBER_DESC are set to NO, the
             # brief descriptions will be completely suppressed.
             REPEAT_BRIEF           = YES
             # This tag implements a quasi-intelligent brief description abbreviator
             # that is used to form the text in various listings. Each string
             # in this list, if found as the leading text of the brief description, will be
             # stripped from the text and the result after processing the whole list, is
             # used as the annotated text. Otherwise, the brief description is used as-is.
             # If left blank, the following values are used ("$name" is automatically
             # replaced with the name of the entity): "The $name class" "The $name widget"
             # "The $name file" "is" "provides" "specifies" "contains"
             # "represents" "a" "an" "the"
             ABBREVIATE_BRIEF       = "The $name class" \
                                      "The $name widget" \
                                      "The $name file" \
                                      is \
                                      provides \
                                      specifies \
                                      contains \
                                      represents \
                                      a \
                                      an \
                                      the
             # If the ALWAYS_DETAILED_SEC and REPEAT_BRIEF tags are both set to YES then
             # Doxygen will generate a detailed section even if there is only a brief
             # description.
             ALWAYS_DETAILED_SEC    = NO
             # If the INLINE_INHERITED_MEMB tag is set to YES, doxygen will show all
             # inherited members of a class in the documentation of that class as if those
             # members were ordinary class members. Constructors, destructors and assignment
             # operators of the base classes will not be shown.
             INLINE_INHERITED_MEMB  = NO
             # If the FULL_PATH_NAMES tag is set to YES then Doxygen will prepend the full
             # path before files name in the file list and in the header files. If set
             # to NO the shortest path that makes the file name unique will be used.
             FULL_PATH_NAMES        = YES
             # If the FULL_PATH_NAMES tag is set to YES then the STRIP_FROM_PATH tag
             # can be used to strip a user-defined part of the path. Stripping is
             # only done if one of the specified strings matches the left-hand part of
             # the path. The tag can be used to show relative paths in the file list.
             # If left blank the directory from which doxygen is run is used as the
             # path to strip.
             STRIP_FROM_PATH        =
             # The STRIP_FROM_INC_PATH tag can be used to strip a user-defined part of
             # the path mentioned in the documentation of a class, which tells
             # the reader which header file to include in order to use a class.
             # If left blank only the name of the header file containing the class
             # definition is used. Otherwise one should specify the include paths that
             # are normally passed to the compiler using the -I flag.
             STRIP_FROM_INC_PATH    =
             # If the SHORT_NAMES tag is set to YES, doxygen will generate much shorter
-            # (but less readable) file names. This can be useful is your file systems
+            # (but less readable) file names. This can be useful if your file system
             # doesn't support long names like on DOS, Mac, or CD-ROM.
             SHORT_NAMES            = NO
             # If the JAVADOC_AUTOBRIEF tag is set to YES then Doxygen
             # will interpret the first line (until the first dot) of a JavaDoc-style
             # comment as the brief description. If set to NO, the JavaDoc
             # comments will behave just like regular Qt-style comments
             # (thus requiring an explicit @brief command for a brief description.)
             JAVADOC_AUTOBRIEF      = NO
             # If the QT_AUTOBRIEF tag is set to YES then Doxygen will
             # interpret the first line (until the first dot) of a Qt-style
             # comment as the brief description. If set to NO, the comments
             # will behave just like regular Qt-style comments (thus requiring
             # an explicit \brief command for a brief description.)
             QT_AUTOBRIEF           = NO
             # The MULTILINE_CPP_IS_BRIEF tag can be set to YES to make Doxygen
             # treat a multi-line C++ special comment block (i.e. a block of //! or ///
             # comments) as a brief description. This used to be the default behaviour.
             # The new default is to treat a multi-line C++ comment block as a detailed
             # description. Set this tag to YES if you prefer the old behaviour instead.
             MULTILINE_CPP_IS_BRIEF = NO
             # If the INHERIT_DOCS tag is set to YES (the default) then an undocumented
             # member inherits the documentation from any documented member that it
             # re-implements.
             INHERIT_DOCS           = YES
             # If the SEPARATE_MEMBER_PAGES tag is set to YES, then doxygen will produce
             # a new page for each member. If set to NO, the documentation of a member will
             # be part of the file/class/namespace that contains it.
             SEPARATE_MEMBER_PAGES  = NO
             # The TAB_SIZE tag can be used to set the number of spaces in a tab.
             # Doxygen uses this value to replace tabs by spaces in code fragments.
             TAB_SIZE               = 8
             # This tag can be used to specify a number of aliases that acts
             # as commands in the documentation. An alias has the form "name=value".
             # For example adding "sideeffect=\par Side Effects:\n" will allow you to
             # put the command \sideeffect (or @sideeffect) in the documentation, which
             # will result in a user-defined paragraph with heading "Side Effects:".
             # You can put \n's in the value part of an alias to insert newlines.
             ALIASES                =
             # Set the OPTIMIZE_OUTPUT_FOR_C tag to YES if your project consists of C
             # sources only. Doxygen will then generate output that is more tailored for C.
             # For instance, some of the names that are used will be different. The list
             # of all members will be omitted, etc.
             OPTIMIZE_OUTPUT_FOR_C  = NO
             # Set the OPTIMIZE_OUTPUT_JAVA tag to YES if your project consists of Java
             # sources only. Doxygen will then generate output that is more tailored for
             # Java. For instance, namespaces will be presented as packages, qualified
             # scopes will look different, etc.
             OPTIMIZE_OUTPUT_JAVA   = NO
             # Set the OPTIMIZE_FOR_FORTRAN tag to YES if your project consists of Fortran
             # sources only. Doxygen will then generate output that is more tailored for
             # Fortran.
             OPTIMIZE_FOR_FORTRAN   = NO
             # Set the OPTIMIZE_OUTPUT_VHDL tag to YES if your project consists of VHDL
             # sources. Doxygen will then generate output that is tailored for
             # VHDL.
             OPTIMIZE_OUTPUT_VHDL   = YES
             # Doxygen selects the parser to use depending on the extension of the files it
             # parses. With this tag you can assign which parser to use for a given extension.
             # Doxygen has a built-in mapping, but you can override or extend it using this
             # tag. The format is ext=language, where ext is a file extension, and language
             # is one of the parsers supported by doxygen: IDL, Java, Javascript, CSharp, C,
             # C++, D, PHP, Objective-C, Python, Fortran, VHDL, C, C++. For instance to make
             # doxygen treat .inc files as Fortran files (default is PHP), and .f files as C
             # (default is Fortran), use: inc=Fortran f=C. Note that for custom extensions
             # you also need to set FILE_PATTERNS otherwise the files are not read by doxygen.
             EXTENSION_MAPPING      =
             # If you use STL classes (i.e. std::string, std::vector, etc.) but do not want
             # to include (a tag file for) the STL sources as input, then you should
             # set this tag to YES in order to let doxygen match functions declarations and
             # definitions whose arguments contain STL classes (e.g. func(std::string); v.s.
-            # func(std::string) {}). This also make the inheritance and collaboration
+            # func(std::string) {}). This also makes the inheritance and collaboration
             # diagrams that involve STL classes more complete and accurate.
             BUILTIN_STL_SUPPORT    = NO
             # If you use Microsoft's C++/CLI language, you should set this option to YES to
             # enable parsing support.
             CPP_CLI_SUPPORT        = NO
             # Set the SIP_SUPPORT tag to YES if your project consists of sip sources only.
             # Doxygen will parse them like normal C++ but will assume all classes use public
             # instead of private inheritance when no explicit protection keyword is present.
             SIP_SUPPORT            = NO
             # For Microsoft's IDL there are propget and propput attributes to indicate getter
             # and setter methods for a property. Setting this option to YES (the default)
-            # will make doxygen to replace the get and set methods by a property in the
+            # will make doxygen replace the get and set methods by a property in the
             # documentation. This will only work if the methods are indeed getting or
             # setting a simple type. If this is not the case, or you want to show the
             # methods anyway, you should set this option to NO.
             IDL_PROPERTY_SUPPORT   = YES
             # If member grouping is used in the documentation and the DISTRIBUTE_GROUP_DOC
             # tag is set to YES, then doxygen will reuse the documentation of the first
             # member in the group (if any) for the other members of the group. By default
             # all members of a group must be documented explicitly.
             DISTRIBUTE_GROUP_DOC   = NO
             # Set the SUBGROUPING tag to YES (the default) to allow class member groups of
             # the same type (for instance a group of public functions) to be put as a
             # subgroup of that type (e.g. under the Public Functions section). Set it to
             # NO to prevent subgrouping. Alternatively, this can be done per class using
             # the \nosubgrouping command.
             SUBGROUPING            = YES
+            # When the INLINE_GROUPED_CLASSES tag is set to YES, classes, structs and
+            # unions are shown inside the group in which they are included (e.g. using
+            # @ingroup) instead of on a separate page (for HTML and Man pages) or
+            # section (for LaTeX and RTF).
+            INLINE_GROUPED_CLASSES = NO
+            # When the INLINE_SIMPLE_STRUCTS tag is set to YES, structs, classes, and
+            # unions with only public data fields will be shown inline in the documentation
+            # of the scope in which they are defined (i.e. file, namespace, or group
+            # documentation), provided this scope is documented. If set to NO (the default),
+            # structs, classes, and unions are shown on a separate page (for HTML and Man
+            # pages) or section (for LaTeX and RTF).
+            INLINE_SIMPLE_STRUCTS  = NO
             # When TYPEDEF_HIDES_STRUCT is enabled, a typedef of a struct, union, or enum
             # is documented as struct, union, or enum with the name of the typedef. So
             # typedef struct TypeS {} TypeT, will appear in the documentation as a struct
             # with name TypeT. When disabled the typedef will appear as a member of a file,
             # namespace, or class. And the struct will be named TypeS. This can typically
             # be useful for C code in case the coding convention dictates that all compound
             # types are typedef'ed and only the typedef is referenced, never the tag name.
             TYPEDEF_HIDES_STRUCT   = NO
             # The SYMBOL_CACHE_SIZE determines the size of the internal cache use to
             # determine which symbols to keep in memory and which to flush to disk.
             # When the cache is full, less often used symbols will be written to disk.
             # For small to medium size projects (<1000 input files) the default value is
             # probably good enough. For larger projects a too small cache size can cause
             # doxygen to be busy swapping symbols to and from disk most of the time
-            # causing a significant performance penality.
+            # causing a significant performance penalty.
             # If the system has enough physical memory increasing the cache will improve the
             # performance by keeping more symbols in memory. Note that the value works on
-            # a logarithmic scale so increasing the size by one will rougly double the
+            # a logarithmic scale so increasing the size by one will roughly double the
             # memory usage. The cache size is given by this formula:
             # 2^(16+SYMBOL_CACHE_SIZE). The valid range is 0..9, the default is 0,
             # corresponding to a cache size of 2^16 = 65536 symbols
             SYMBOL_CACHE_SIZE      = 0
             #---------------------------------------------------------------------------
             # Build related configuration options
             #---------------------------------------------------------------------------
             # If the EXTRACT_ALL tag is set to YES doxygen will assume all entities in
             # documentation are documented, even if no documentation was available.
             # Private class members and static file members will be hidden unless
             # the EXTRACT_PRIVATE and EXTRACT_STATIC tags are set to YES
             EXTRACT_ALL            = YES
             # If the EXTRACT_PRIVATE tag is set to YES all private members of a class
             # will be included in the documentation.
             EXTRACT_PRIVATE        = NO
             # If the EXTRACT_STATIC tag is set to YES all static members of a file
             # will be included in the documentation.
             EXTRACT_STATIC         = NO
             # If the EXTRACT_LOCAL_CLASSES tag is set to YES classes (and structs)
             # defined locally in source files will be included in the documentation.
             # If set to NO only classes defined in header files are included.
             EXTRACT_LOCAL_CLASSES  = YES
             # This flag is only useful for Objective-C code. When set to YES local
             # methods, which are defined in the implementation section but not in
             # the interface are included in the documentation.
             # If set to NO (the default) only methods in the interface are included.
             EXTRACT_LOCAL_METHODS  = NO
             # If this flag is set to YES, the members of anonymous namespaces will be
             # extracted and appear in the documentation as a namespace called
             # 'anonymous_namespace{file}', where file will be replaced with the base
             # name of the file that contains the anonymous namespace. By default
-            # anonymous namespace are hidden.
+            # anonymous namespaces are hidden.
             EXTRACT_ANON_NSPACES   = NO
             # If the HIDE_UNDOC_MEMBERS tag is set to YES, Doxygen will hide all
             # undocumented members of documented classes, files or namespaces.
             # If set to NO (the default) these members will be included in the
             # various overviews, but no documentation section is generated.
             # This option has no effect if EXTRACT_ALL is enabled.
             HIDE_UNDOC_MEMBERS     = NO
             # If the HIDE_UNDOC_CLASSES tag is set to YES, Doxygen will hide all
             # undocumented classes that are normally visible in the class hierarchy.
             # If set to NO (the default) these classes will be included in the various
             # overviews. This option has no effect if EXTRACT_ALL is enabled.
             HIDE_UNDOC_CLASSES     = NO
             # If the HIDE_FRIEND_COMPOUNDS tag is set to YES, Doxygen will hide all
             # friend (class|struct|union) declarations.
             # If set to NO (the default) these declarations will be included in the
             # documentation.
             HIDE_FRIEND_COMPOUNDS  = NO
             # If the HIDE_IN_BODY_DOCS tag is set to YES, Doxygen will hide any
             # documentation blocks found inside the body of a function.
             # If set to NO (the default) these blocks will be appended to the
             # function's detailed documentation block.
             HIDE_IN_BODY_DOCS      = NO
             # The INTERNAL_DOCS tag determines if documentation
             # that is typed after a \internal command is included. If the tag is set
             # to NO (the default) then the documentation will be excluded.
             # Set it to YES to include the internal documentation.
             INTERNAL_DOCS          = NO
             # If the CASE_SENSE_NAMES tag is set to NO then Doxygen will only generate
             # file names in lower-case letters. If set to YES upper-case letters are also
             # allowed. This is useful if you have classes or files whose names only differ
             # in case and if your file system supports case sensitive file names. Windows
             # and Mac users are advised to set this option to NO.
             CASE_SENSE_NAMES       = NO
             # If the HIDE_SCOPE_NAMES tag is set to NO (the default) then Doxygen
             # will show members with their full class and namespace scopes in the
             # documentation. If set to YES the scope will be hidden.
             HIDE_SCOPE_NAMES       = NO
             # If the SHOW_INCLUDE_FILES tag is set to YES (the default) then Doxygen
             # will put a list of the files that are included by a file in the documentation
             # of that file.
             SHOW_INCLUDE_FILES     = YES
             # If the FORCE_LOCAL_INCLUDES tag is set to YES then Doxygen
             # will list include files with double quotes in the documentation
             # rather than with sharp brackets.
             FORCE_LOCAL_INCLUDES   = NO
             # If the INLINE_INFO tag is set to YES (the default) then a tag [inline]
             # is inserted in the documentation for inline members.
             INLINE_INFO            = YES
             # If the SORT_MEMBER_DOCS tag is set to YES (the default) then doxygen
             # will sort the (detailed) documentation of file and class members
             # alphabetically by member name. If set to NO the members will appear in
             # declaration order.
             SORT_MEMBER_DOCS       = YES
             # If the SORT_BRIEF_DOCS tag is set to YES then doxygen will sort the
             # brief documentation of file, namespace and class members alphabetically
             # by member name. If set to NO (the default) the members will appear in
             # declaration order.
             SORT_BRIEF_DOCS        = NO
             # If the SORT_MEMBERS_CTORS_1ST tag is set to YES then doxygen
             # will sort the (brief and detailed) documentation of class members so that
             # constructors and destructors are listed first. If set to NO (the default)
             # the constructors will appear in the respective orders defined by
             # SORT_MEMBER_DOCS and SORT_BRIEF_DOCS.
             # This tag will be ignored for brief docs if SORT_BRIEF_DOCS is set to NO
             # and ignored for detailed docs if SORT_MEMBER_DOCS is set to NO.
             SORT_MEMBERS_CTORS_1ST = NO
             # If the SORT_GROUP_NAMES tag is set to YES then doxygen will sort the
             # hierarchy of group names into alphabetical order. If set to NO (the default)
             # the group names will appear in their defined order.
             SORT_GROUP_NAMES       = NO
             # If the SORT_BY_SCOPE_NAME tag is set to YES, the class list will be
             # sorted by fully-qualified names, including namespaces. If set to
             # NO (the default), the class list will be sorted only by class name,
             # not including the namespace part.
             # Note: This option is not very useful if HIDE_SCOPE_NAMES is set to YES.
             # Note: This option applies only to the class list, not to the
             # alphabetical list.
             SORT_BY_SCOPE_NAME     = NO
+            # If the STRICT_PROTO_MATCHING option is enabled and doxygen fails to
+            # do proper type resolution of all parameters of a function it will reject a
+            # match between the prototype and the implementation of a member function even
+            # if there is only one candidate or it is obvious which candidate to choose
+            # by doing a simple string match. By disabling STRICT_PROTO_MATCHING doxygen
+            # will still accept a match between prototype and implementation in such cases.
+            STRICT_PROTO_MATCHING  = NO
             # The GENERATE_TODOLIST tag can be used to enable (YES) or
             # disable (NO) the todo list. This list is created by putting \todo
             # commands in the documentation.
             GENERATE_TODOLIST      = YES
             # The GENERATE_TESTLIST tag can be used to enable (YES) or
             # disable (NO) the test list. This list is created by putting \test
             # commands in the documentation.
             GENERATE_TESTLIST      = YES
             # The GENERATE_BUGLIST tag can be used to enable (YES) or
             # disable (NO) the bug list. This list is created by putting \bug
             # commands in the documentation.
             GENERATE_BUGLIST       = YES
             # The GENERATE_DEPRECATEDLIST tag can be used to enable (YES) or
             # disable (NO) the deprecated list. This list is created by putting
             # \deprecated commands in the documentation.
             GENERATE_DEPRECATEDLIST= YES
             # The ENABLED_SECTIONS tag can be used to enable conditional
             # documentation sections, marked by \if sectionname ... \endif.
             ENABLED_SECTIONS       =
             # The MAX_INITIALIZER_LINES tag determines the maximum number of lines
-            # the initial value of a variable or define consists of for it to appear in
+            # the initial value of a variable or macro consists of for it to appear in
             # the documentation. If the initializer consists of more lines than specified
             # here it will be hidden. Use a value of 0 to hide initializers completely.
-            # The appearance of the initializer of individual variables and defines in the
+            # The appearance of the initializer of individual variables and macros in the
             # documentation can be controlled using \showinitializer or \hideinitializer
             # command in the documentation regardless of this setting.
             MAX_INITIALIZER_LINES  = 30
             # Set the SHOW_USED_FILES tag to NO to disable the list of files generated
             # at the bottom of the documentation of classes and structs. If set to YES the
             # list will mention the files that were used to generate the documentation.
             SHOW_USED_FILES        = YES
             # If the sources in your project are distributed over multiple directories
             # then setting the SHOW_DIRECTORIES tag to YES will show the directory hierarchy
             # in the documentation. The default is NO.
             SHOW_DIRECTORIES       = NO
             # Set the SHOW_FILES tag to NO to disable the generation of the Files page.
             # This will remove the Files entry from the Quick Index and from the
             # Folder Tree View (if specified). The default is YES.
             SHOW_FILES             = YES
             # Set the SHOW_NAMESPACES tag to NO to disable the generation of the
             # Namespaces page.  This will remove the Namespaces entry from the Quick Index
             # and from the Folder Tree View (if specified). The default is YES.
             SHOW_NAMESPACES        = YES
             # The FILE_VERSION_FILTER tag can be used to specify a program or script that
             # doxygen should invoke to get the current version for each file (typically from
             # the version control system). Doxygen will invoke the program by executing (via
             # popen()) the command <command> <input-file>, where <command> is the value of
             # the FILE_VERSION_FILTER tag, and <input-file> is the name of an input file
             # provided by doxygen. Whatever the program writes to standard output
             # is used as the file version. See the manual for examples.
             FILE_VERSION_FILTER    =
             # The LAYOUT_FILE tag can be used to specify a layout file which will be parsed
             # by doxygen. The layout file controls the global structure of the generated
             # output files in an output format independent way. The create the layout file
             # that represents doxygen's defaults, run doxygen with the -l option.
             # You can optionally specify a file name after the option, if omitted
             # DoxygenLayout.xml will be used as the name of the layout file.
             LAYOUT_FILE            =
+            # The CITE_BIB_FILES tag can be used to specify one or more bib files
+            # containing the references data. This must be a list of .bib files. The
+            # .bib extension is automatically appended if omitted. Using this command
+            # requires the bibtex tool to be installed. See also
+            # http://en.wikipedia.org/wiki/BibTeX for more info. For LaTeX the style
+            # of the bibliography can be controlled using LATEX_BIB_STYLE.
+            CITE_BIB_FILES         =
             #---------------------------------------------------------------------------
             # configuration options related to warning and progress messages
             #---------------------------------------------------------------------------
             # The QUIET tag can be used to turn on/off the messages that are generated
             # by doxygen. Possible values are YES and NO. If left blank NO is used.
             QUIET                  = NO
             # The WARNINGS tag can be used to turn on/off the warning messages that are
             # generated by doxygen. Possible values are YES and NO. If left blank
             # NO is used.
             WARNINGS               = YES
             # If WARN_IF_UNDOCUMENTED is set to YES, then doxygen will generate warnings
             # for undocumented members. If EXTRACT_ALL is set to YES then this flag will
             # automatically be disabled.
             WARN_IF_UNDOCUMENTED   = YES
             # If WARN_IF_DOC_ERROR is set to YES, doxygen will generate warnings for
             # potential errors in the documentation, such as not documenting some
             # parameters in a documented function, or documenting parameters that
             # don't exist or using markup commands wrongly.
             WARN_IF_DOC_ERROR      = YES
-            # This WARN_NO_PARAMDOC option can be abled to get warnings for
+            # The WARN_NO_PARAMDOC option can be enabled to get warnings for
             # functions that are documented, but have no documentation for their parameters
             # or return value. If set to NO (the default) doxygen will only warn about
             # wrong or incomplete parameter documentation, but not about the absence of
             # documentation.
             WARN_NO_PARAMDOC       = NO
             # The WARN_FORMAT tag determines the format of the warning messages that
             # doxygen can produce. The string should contain the $file, $line, and $text
             # tags, which will be replaced by the file and line number from which the
             # warning originated and the warning text. Optionally the format may contain
             # $version, which will be replaced by the version of the file (if it could
             # be obtained via FILE_VERSION_FILTER)
             WARN_FORMAT            = "$file:$line: $text"
             # The WARN_LOGFILE tag can be used to specify a file to which warning
             # and error messages should be written. If left blank the output is written
             # to stderr.
             WARN_LOGFILE           =
             #---------------------------------------------------------------------------
             # configuration options related to the input files
             #---------------------------------------------------------------------------
             # The INPUT tag can be used to specify the files and/or directories that contain
             # documented source files. You may enter file names like "myfile.cpp" or
             # directories like "/usr/src/myproject". Separate the files or directories
             # with spaces.
             INPUT                  = .
             # This tag can be used to specify the character encoding of the source files
             # that doxygen parses. Internally doxygen uses the UTF-8 encoding, which is
             # also the default input encoding. Doxygen uses libiconv (or the iconv built
             # into libc) for the transcoding. See http://www.gnu.org/software/libiconv for
             # the list of possible encodings.
             INPUT_ENCODING         = UTF-8
             # If the value of the INPUT tag contains directories, you can use the
             # FILE_PATTERNS tag to specify one or more wildcard pattern (like *.cpp
             # and *.h) to filter out the source-files in the directories. If left
             # blank the following patterns are tested:
-            # *.c *.cc *.cxx *.cpp *.c++ *.java *.ii *.ixx *.ipp *.i++ *.inl *.h *.hh *.hxx
+            # *.c *.cc *.cxx *.cpp *.c++ *.d *.java *.ii *.ixx *.ipp *.i++ *.inl *.h *.hh
-            # *.hpp *.h++ *.idl *.odl *.cs *.php *.php3 *.inc *.m *.mm *.py *.f90
+            # *.hxx *.hpp *.h++ *.idl *.odl *.cs *.php *.php3 *.inc *.m *.mm *.dox *.py
+            # *.f90 *.f *.for *.vhd *.vhdl
             FILE_PATTERNS          = *.c \
                                      *.cc \
                                      *.cxx \
                                      *.cpp \
                                      *.c++ \
                                      *.d \
                                      *.java \
                                      *.ii \
                                      *.ixx \
                                      *.ipp \
                                      *.i++ \
                                      *.inl \
                                      *.h \
                                      *.hh \
                                      *.hxx \
                                      *.hpp \
                                      *.h++ \
                                      *.idl \
                                      *.odl \
                                      *.cs \
                                      *.php \
                                      *.php3 \
                                      *.inc \
                                      *.m \
                                      *.mm \
                                      *.dox \
                                      *.py \
                                      *.f90 \
                                      *.f \
                                      *.vhd \
                                      *.vhdl
             # The RECURSIVE tag can be used to turn specify whether or not subdirectories
             # should be searched for input files as well. Possible values are YES and NO.
             # If left blank NO is used.
             RECURSIVE              = YES
             # The EXCLUDE tag can be used to specify files and/or directories that should
             # excluded from the INPUT source files. This way you can easily exclude a
             # subdirectory from a directory tree whose root is specified with the INPUT tag.
+            # Note that relative paths are relative to directory from which doxygen is run.
             EXCLUDE                =
             # The EXCLUDE_SYMLINKS tag can be used select whether or not files or
-            # directories that are symbolic links (a Unix filesystem feature) are excluded
+            # directories that are symbolic links (a Unix file system feature) are excluded
             # from the input.
             EXCLUDE_SYMLINKS       = NO
             # If the value of the INPUT tag contains directories, you can use the
             # EXCLUDE_PATTERNS tag to specify one or more wildcard patterns to exclude
             # certain files from those directories. Note that the wildcards are matched
             # against the file with absolute path, so to exclude all test directories
             # for example use the pattern */test/*
             EXCLUDE_PATTERNS       =
             # The EXCLUDE_SYMBOLS tag can be used to specify one or more symbol names
             # (namespaces, classes, functions, etc.) that should be excluded from the
             # output. The symbol name can be a fully qualified name, a word, or if the
             # wildcard * is used, a substring. Examples: ANamespace, AClass,
             # AClass::ANamespace, ANamespace::*Test
             EXCLUDE_SYMBOLS        =
             # The EXAMPLE_PATH tag can be used to specify one or more files or
             # directories that contain example code fragments that are included (see
             # the \include command).
             EXAMPLE_PATH           =
             # If the value of the EXAMPLE_PATH tag contains directories, you can use the
             # EXAMPLE_PATTERNS tag to specify one or more wildcard pattern (like *.cpp
             # and *.h) to filter out the source-files in the directories. If left
             # blank all files are included.
             EXAMPLE_PATTERNS       = *
             # If the EXAMPLE_RECURSIVE tag is set to YES then subdirectories will be
             # searched for input files to be used with the \include or \dontinclude
             # commands irrespective of the value of the RECURSIVE tag.
             # Possible values are YES and NO. If left blank NO is used.
             EXAMPLE_RECURSIVE      = NO
             # The IMAGE_PATH tag can be used to specify one or more files or
             # directories that contain image that are included in the documentation (see
             # the \image command).
             IMAGE_PATH             =
             # The INPUT_FILTER tag can be used to specify a program that doxygen should
             # invoke to filter for each input file. Doxygen will invoke the filter program
             # by executing (via popen()) the command <filter> <input-file>, where <filter>
             # is the value of the INPUT_FILTER tag, and <input-file> is the name of an
             # input file. Doxygen will then use the output that the filter program writes
             # to standard output.  If FILTER_PATTERNS is specified, this tag will be
             # ignored.
             INPUT_FILTER           =
             # The FILTER_PATTERNS tag can be used to specify filters on a per file pattern
             # basis.  Doxygen will compare the file name with each pattern and apply the
             # filter if there is a match.  The filters are a list of the form:
             # pattern=filter (like *.cpp=my_cpp_filter). See INPUT_FILTER for further
-            # info on how filters are used. If FILTER_PATTERNS is empty, INPUT_FILTER
+            # info on how filters are used. If FILTER_PATTERNS is empty or if
-            # is applied to all files.
+            # non of the patterns match the file name, INPUT_FILTER is applied.
             FILTER_PATTERNS        =
             # If the FILTER_SOURCE_FILES tag is set to YES, the input filter (if set using
             # INPUT_FILTER) will be used to filter the input files when producing source
             # files to browse (i.e. when SOURCE_BROWSER is set to YES).
             FILTER_SOURCE_FILES    = NO
+            # The FILTER_SOURCE_PATTERNS tag can be used to specify source filters per file
+            # pattern. A pattern will override the setting for FILTER_PATTERN (if any)
+            # and it is also possible to disable source filtering for a specific pattern
+            # using *.ext= (so without naming a filter). This option only has effect when
+            # FILTER_SOURCE_FILES is enabled.
+            FILTER_SOURCE_PATTERNS =
             #---------------------------------------------------------------------------
             # configuration options related to source browsing
             #---------------------------------------------------------------------------
             # If the SOURCE_BROWSER tag is set to YES then a list of source files will
             # be generated. Documented entities will be cross-referenced with these sources.
             # Note: To get rid of all source code in the generated output, make sure also
             # VERBATIM_HEADERS is set to NO.
-            SOURCE_BROWSER         = YES
+            SOURCE_BROWSER         = NO
             # Setting the INLINE_SOURCES tag to YES will include the body
             # of functions and classes directly in the documentation.
             INLINE_SOURCES         = NO
             # Setting the STRIP_CODE_COMMENTS tag to YES (the default) will instruct
             # doxygen to hide any special comment blocks from generated source code
             # fragments. Normal C and C++ comments will always remain visible.
             STRIP_CODE_COMMENTS    = YES
             # If the REFERENCED_BY_RELATION tag is set to YES
             # then for each documented function all documented
             # functions referencing it will be listed.
             REFERENCED_BY_RELATION = NO
             # If the REFERENCES_RELATION tag is set to YES
             # then for each documented function all documented entities
             # called/used by that function will be listed.
             REFERENCES_RELATION    = NO
             # If the REFERENCES_LINK_SOURCE tag is set to YES (the default)
             # and SOURCE_BROWSER tag is set to YES, then the hyperlinks from
             # functions in REFERENCES_RELATION and REFERENCED_BY_RELATION lists will
             # link to the source code.  Otherwise they will link to the documentation.
             REFERENCES_LINK_SOURCE = YES
             # If the USE_HTAGS tag is set to YES then the references to source code
             # will point to the HTML generated by the htags(1) tool instead of doxygen
             # built-in source browser. The htags tool is part of GNU's global source
             # tagging system (see http://www.gnu.org/software/global/global.html). You
             # will need version 4.8.6 or higher.
             USE_HTAGS              = NO
             # If the VERBATIM_HEADERS tag is set to YES (the default) then Doxygen
             # will generate a verbatim copy of the header file for each class for
             # which an include is specified. Set to NO to disable this.
             VERBATIM_HEADERS       = YES
             #---------------------------------------------------------------------------
             # configuration options related to the alphabetical class index
             #---------------------------------------------------------------------------
             # If the ALPHABETICAL_INDEX tag is set to YES, an alphabetical index
             # of all compounds will be generated. Enable this if the project
             # contains a lot of classes, structs, unions or interfaces.
             ALPHABETICAL_INDEX     = YES
             # If the alphabetical index is enabled (see ALPHABETICAL_INDEX) then
             # the COLS_IN_ALPHA_INDEX tag can be used to specify the number of columns
             # in which this list will be split (can be a number in the range [1..20])
             COLS_IN_ALPHA_INDEX    = 5
             # In case all classes in a project start with a common prefix, all
             # classes will be put under the same header in the alphabetical index.
             # The IGNORE_PREFIX tag can be used to specify one or more prefixes that
             # should be ignored while generating the index headers.
             IGNORE_PREFIX          =
             #---------------------------------------------------------------------------
             # configuration options related to the HTML output
             #---------------------------------------------------------------------------
             # If the GENERATE_HTML tag is set to YES (the default) Doxygen will
             # generate HTML output.
             GENERATE_HTML          = YES
             # The HTML_OUTPUT tag is used to specify where the HTML docs will be put.
             # If a relative path is entered the value of OUTPUT_DIRECTORY will be
             # put in front of it. If left blank `html' will be used as the default path.
             HTML_OUTPUT            = html
             # The HTML_FILE_EXTENSION tag can be used to specify the file extension for
             # each generated HTML page (for example: .htm,.php,.asp). If it is left blank
             # doxygen will generate files with .html extension.
             HTML_FILE_EXTENSION    = .html
             # The HTML_HEADER tag can be used to specify a personal HTML header for
             # each generated HTML page. If it is left blank doxygen will generate a
-            # standard header.
+            # standard header. Note that when using a custom header you are responsible
+            # for the proper inclusion of any scripts and style sheets that doxygen
+            # needs, which is dependent on the configuration options used.
+            # It is adviced to generate a default header using "doxygen -w html
+            # header.html footer.html stylesheet.css YourConfigFile" and then modify
+            # that header. Note that the header is subject to change so you typically
+            # have to redo this when upgrading to a newer version of doxygen or when
+            # changing the value of configuration settings such as GENERATE_TREEVIEW!
-            HTML_HEADER            = ../../doc/ressources/Header
+            HTML_HEADER            =
             # The HTML_FOOTER tag can be used to specify a personal HTML footer for
             # each generated HTML page. If it is left blank doxygen will generate a
             # standard footer.
-            HTML_FOOTER            = ../../doc/ressources/Footer
+            HTML_FOOTER            =
             # The HTML_STYLESHEET tag can be used to specify a user-defined cascading
             # style sheet that is used by each HTML page. It can be used to
             # fine-tune the look of the HTML output. If the tag is left blank doxygen
             # will generate a default style sheet. Note that doxygen will try to copy
             # the style sheet file to the HTML output directory, so don't put your own
             # stylesheet in the HTML output directory as well, or it will be erased!
-            HTML_STYLESHEET        = ../../doc/ressources/doxygen.css
+            HTML_STYLESHEET        =
+            # The HTML_EXTRA_FILES tag can be used to specify one or more extra images or
+            # other source files which should be copied to the HTML output directory. Note
+            # that these files will be copied to the base HTML output directory. Use the
+            # $relpath$ marker in the HTML_HEADER and/or HTML_FOOTER files to load these
+            # files. In the HTML_STYLESHEET file, use the file name only. Also note that
+            # the files will be copied as-is; there are no commands or markers available.
+            HTML_EXTRA_FILES       =
             # The HTML_COLORSTYLE_HUE tag controls the color of the HTML output.
             # Doxygen will adjust the colors in the stylesheet and background images
             # according to this color. Hue is specified as an angle on a colorwheel,
             # see http://en.wikipedia.org/wiki/Hue for more information.
             # For instance the value 0 represents red, 60 is yellow, 120 is green,
             # 180 is cyan, 240 is blue, 300 purple, and 360 is red again.
             # The allowed range is 0 to 359.
             HTML_COLORSTYLE_HUE    = 220
             # The HTML_COLORSTYLE_SAT tag controls the purity (or saturation) of
             # the colors in the HTML output. For a value of 0 the output will use
             # grayscales only. A value of 255 will produce the most vivid colors.
             HTML_COLORSTYLE_SAT    = 100
             # The HTML_COLORSTYLE_GAMMA tag controls the gamma correction applied to
             # the luminance component of the colors in the HTML output. Values below
             # 100 gradually make the output lighter, whereas values above 100 make
             # the output darker. The value divided by 100 is the actual gamma applied,
             # so 80 represents a gamma of 0.8, The value 220 represents a gamma of 2.2,
             # and 100 does not change the gamma.
             HTML_COLORSTYLE_GAMMA  = 80
             # If the HTML_TIMESTAMP tag is set to YES then the footer of each generated HTML
             # page will contain the date and time when the page was generated. Setting
             # this to NO can help when comparing the output of multiple runs.
             HTML_TIMESTAMP         = YES
             # If the HTML_ALIGN_MEMBERS tag is set to YES, the members of classes,
             # files or namespaces will be aligned in HTML using tables. If set to
             # NO a bullet list will be used.
             HTML_ALIGN_MEMBERS     = YES
             # If the HTML_DYNAMIC_SECTIONS tag is set to YES then the generated HTML
             # documentation will contain sections that can be hidden and shown after the
             # page has loaded. For this to work a browser that supports
             # JavaScript and DHTML is required (for instance Mozilla 1.0+, Firefox
             # Netscape 6.0+, Internet explorer 5.0+, Konqueror, or Safari).
             HTML_DYNAMIC_SECTIONS  = NO
             # If the GENERATE_DOCSET tag is set to YES, additional index files
             # will be generated that can be used as input for Apple's Xcode 3
             # integrated development environment, introduced with OSX 10.5 (Leopard).
             # To create a documentation set, doxygen will generate a Makefile in the
             # HTML output directory. Running make will produce the docset in that
             # directory and running "make install" will install the docset in
             # ~/Library/Developer/Shared/Documentation/DocSets so that Xcode will find
             # it at startup.
             # See http://developer.apple.com/tools/creatingdocsetswithdoxygen.html
             # for more information.
             GENERATE_DOCSET        = NO
             # When GENERATE_DOCSET tag is set to YES, this tag determines the name of the
             # feed. A documentation feed provides an umbrella under which multiple
             # documentation sets from a single provider (such as a company or product suite)
             # can be grouped.
             DOCSET_FEEDNAME        = "Doxygen generated docs"
             # When GENERATE_DOCSET tag is set to YES, this tag specifies a string that
             # should uniquely identify the documentation set bundle. This should be a
             # reverse domain-name style string, e.g. com.mycompany.MyDocSet. Doxygen
             # will append .docset to the name.
             DOCSET_BUNDLE_ID       = org.doxygen.Project
             # When GENERATE_PUBLISHER_ID tag specifies a string that should uniquely identify
             # the documentation publisher. This should be a reverse domain-name style
             # string, e.g. com.mycompany.MyDocSet.documentation.
             DOCSET_PUBLISHER_ID    = org.doxygen.Publisher
             # The GENERATE_PUBLISHER_NAME tag identifies the documentation publisher.
             DOCSET_PUBLISHER_NAME  = Publisher
             # If the GENERATE_HTMLHELP tag is set to YES, additional index files
             # will be generated that can be used as input for tools like the
             # Microsoft HTML help workshop to generate a compiled HTML help file (.chm)
             # of the generated HTML documentation.
             GENERATE_HTMLHELP      = NO
             # If the GENERATE_HTMLHELP tag is set to YES, the CHM_FILE tag can
             # be used to specify the file name of the resulting .chm file. You
             # can add a path in front of the file if the result should not be
             # written to the html output directory.
             CHM_FILE               =
             # If the GENERATE_HTMLHELP tag is set to YES, the HHC_LOCATION tag can
             # be used to specify the location (absolute path including file name) of
             # the HTML help compiler (hhc.exe). If non-empty doxygen will try to run
             # the HTML help compiler on the generated index.hhp.
             HHC_LOCATION           =
             # If the GENERATE_HTMLHELP tag is set to YES, the GENERATE_CHI flag
             # controls if a separate .chi index file is generated (YES) or that
             # it should be included in the master .chm file (NO).
             GENERATE_CHI           = NO
             # If the GENERATE_HTMLHELP tag is set to YES, the CHM_INDEX_ENCODING
             # is used to encode HtmlHelp index (hhk), content (hhc) and project file
             # content.
             CHM_INDEX_ENCODING     =
             # If the GENERATE_HTMLHELP tag is set to YES, the BINARY_TOC flag
             # controls whether a binary table of contents is generated (YES) or a
             # normal table of contents (NO) in the .chm file.
             BINARY_TOC             = NO
             # The TOC_EXPAND flag can be set to YES to add extra items for group members
             # to the contents of the HTML help documentation and to the tree view.
             TOC_EXPAND             = NO
             # If the GENERATE_QHP tag is set to YES and both QHP_NAMESPACE and
             # QHP_VIRTUAL_FOLDER are set, an additional index file will be generated
             # that can be used as input for Qt's qhelpgenerator to generate a
             # Qt Compressed Help (.qch) of the generated HTML documentation.
             GENERATE_QHP           = NO
             # If the QHG_LOCATION tag is specified, the QCH_FILE tag can
             # be used to specify the file name of the resulting .qch file.
             # The path specified is relative to the HTML output folder.
             QCH_FILE               =
             # The QHP_NAMESPACE tag specifies the namespace to use when generating
             # Qt Help Project output. For more information please see
             # http://doc.trolltech.com/qthelpproject.html#namespace
             QHP_NAMESPACE          = org.doxygen.Project
             # The QHP_VIRTUAL_FOLDER tag specifies the namespace to use when generating
             # Qt Help Project output. For more information please see
             # http://doc.trolltech.com/qthelpproject.html#virtual-folders
             QHP_VIRTUAL_FOLDER     = doc
             # If QHP_CUST_FILTER_NAME is set, it specifies the name of a custom filter to
             # add. For more information please see
             # http://doc.trolltech.com/qthelpproject.html#custom-filters
             QHP_CUST_FILTER_NAME   =
             # The QHP_CUST_FILT_ATTRS tag specifies the list of the attributes of the
             # custom filter to add. For more information please see
             # <a href="http://doc.trolltech.com/qthelpproject.html#custom-filters">
             # Qt Help Project / Custom Filters</a>.
             QHP_CUST_FILTER_ATTRS  =
             # The QHP_SECT_FILTER_ATTRS tag specifies the list of the attributes this
             # project's
             # filter section matches.
             # <a href="http://doc.trolltech.com/qthelpproject.html#filter-attributes">
             # Qt Help Project / Filter Attributes</a>.
             QHP_SECT_FILTER_ATTRS  =
             # If the GENERATE_QHP tag is set to YES, the QHG_LOCATION tag can
             # be used to specify the location of Qt's qhelpgenerator.
             # If non-empty doxygen will try to run qhelpgenerator on the generated
             # .qhp file.
             QHG_LOCATION           =
             # If the GENERATE_ECLIPSEHELP tag is set to YES, additional index files
             # will be generated, which together with the HTML files, form an Eclipse help
             # plugin. To install this plugin and make it available under the help contents
             # menu in Eclipse, the contents of the directory containing the HTML and XML
             # files needs to be copied into the plugins directory of eclipse. The name of
             # the directory within the plugins directory should be the same as
             # the ECLIPSE_DOC_ID value. After copying Eclipse needs to be restarted before
             # the help appears.
             GENERATE_ECLIPSEHELP   = NO
             # A unique identifier for the eclipse help plugin. When installing the plugin
             # the directory name containing the HTML and XML files should also have
             # this name.
             ECLIPSE_DOC_ID         = org.doxygen.Project
             # The DISABLE_INDEX tag can be used to turn on/off the condensed index at
             # top of each HTML page. The value NO (the default) enables the index and
             # the value YES disables it.
             DISABLE_INDEX          = NO
-            # This tag can be used to set the number of enum values (range [1..20])
+            # The ENUM_VALUES_PER_LINE tag can be used to set the number of enum values
-            # that doxygen will group on one line in the generated HTML documentation.
+            # (range [0,1..20]) that doxygen will group on one line in the generated HTML
+            # documentation. Note that a value of 0 will completely suppress the enum
+            # values from appearing in the overview section.
             ENUM_VALUES_PER_LINE   = 4
             # The GENERATE_TREEVIEW tag is used to specify whether a tree-like index
             # structure should be generated to display hierarchical information.
             # If the tag value is set to YES, a side panel will be generated
             # containing a tree-like index structure (just like the one that
             # is generated for HTML Help). For this to work a browser that supports
             # JavaScript, DHTML, CSS and frames is required (i.e. any modern browser).
             # Windows users are probably better off using the HTML help feature.
             GENERATE_TREEVIEW      = YES
             # By enabling USE_INLINE_TREES, doxygen will generate the Groups, Directories,
             # and Class Hierarchy pages using a tree view instead of an ordered list.
             USE_INLINE_TREES       = NO
             # If the treeview is enabled (see GENERATE_TREEVIEW) then this tag can be
             # used to set the initial width (in pixels) of the frame in which the tree
             # is shown.
             TREEVIEW_WIDTH         = 250
             # When the EXT_LINKS_IN_WINDOW option is set to YES doxygen will open
             # links to external symbols imported via tag files in a separate window.
             EXT_LINKS_IN_WINDOW    = NO
             # Use this tag to change the font size of Latex formulas included
             # as images in the HTML documentation. The default is 10. Note that
             # when you change the font size after a successful doxygen run you need
             # to manually remove any form_*.png images from the HTML output directory
             # to force them to be regenerated.
             FORMULA_FONTSIZE       = 10
             # Use the FORMULA_TRANPARENT tag to determine whether or not the images
             # generated for formulas are transparent PNGs. Transparent PNGs are
             # not supported properly for IE 6.0, but are supported on all modern browsers.
             # Note that when changing this option you need to delete any form_*.png files
             # in the HTML output before the changes have effect.
             FORMULA_TRANSPARENT    = YES
+            # Enable the USE_MATHJAX option to render LaTeX formulas using MathJax
+            # (see http://www.mathjax.org) which uses client side Javascript for the
+            # rendering instead of using prerendered bitmaps. Use this if you do not
+            # have LaTeX installed or if you want to formulas look prettier in the HTML
+            # output. When enabled you also need to install MathJax separately and
+            # configure the path to it using the MATHJAX_RELPATH option.
+            USE_MATHJAX            = NO
+            # When MathJax is enabled you need to specify the location relative to the
+            # HTML output directory using the MATHJAX_RELPATH option. The destination
+            # directory should contain the MathJax.js script. For instance, if the mathjax
+            # directory is located at the same level as the HTML output directory, then
+            # MATHJAX_RELPATH should be ../mathjax. The default value points to the
+            # mathjax.org site, so you can quickly see the result without installing
+            # MathJax, but it is strongly recommended to install a local copy of MathJax
+            # before deployment.
+            MATHJAX_RELPATH        = http://www.mathjax.org/mathjax
+            # The MATHJAX_EXTENSIONS tag can be used to specify one or MathJax extension
+            # names that should be enabled during MathJax rendering.
+            MATHJAX_EXTENSIONS     =
             # When the SEARCHENGINE tag is enabled doxygen will generate a search box
             # for the HTML output. The underlying search engine uses javascript
             # and DHTML and should work on any modern browser. Note that when using
             # HTML help (GENERATE_HTMLHELP), Qt help (GENERATE_QHP), or docsets
             # (GENERATE_DOCSET) there is already a search function so this one should
             # typically be disabled. For large projects the javascript based search engine
             # can be slow, then enabling SERVER_BASED_SEARCH may provide a better solution.
             SEARCHENGINE           = YES
             # When the SERVER_BASED_SEARCH tag is enabled the search engine will be
             # implemented using a PHP enabled web server instead of at the web client
             # using Javascript. Doxygen will generate the search PHP script and index
             # file to put on the web server. The advantage of the server
             # based approach is that it scales better to large projects and allows
-            # full text search. The disadvances is that it is more difficult to setup
+            # full text search. The disadvantages are that it is more difficult to setup
             # and does not have live searching capabilities.
             SERVER_BASED_SEARCH    = NO
             #---------------------------------------------------------------------------
             # configuration options related to the LaTeX output
             #---------------------------------------------------------------------------
             # If the GENERATE_LATEX tag is set to YES (the default) Doxygen will
             # generate Latex output.
             GENERATE_LATEX         = YES
             # The LATEX_OUTPUT tag is used to specify where the LaTeX docs will be put.
             # If a relative path is entered the value of OUTPUT_DIRECTORY will be
             # put in front of it. If left blank `latex' will be used as the default path.
             LATEX_OUTPUT           = latex
             # The LATEX_CMD_NAME tag can be used to specify the LaTeX command name to be
             # invoked. If left blank `latex' will be used as the default command name.
             # Note that when enabling USE_PDFLATEX this option is only used for
             # generating bitmaps for formulas in the HTML output, but not in the
             # Makefile that is written to the output directory.
             LATEX_CMD_NAME         = latex
             # The MAKEINDEX_CMD_NAME tag can be used to specify the command name to
             # generate index for LaTeX. If left blank `makeindex' will be used as the
             # default command name.
             MAKEINDEX_CMD_NAME     = makeindex
             # If the COMPACT_LATEX tag is set to YES Doxygen generates more compact
             # LaTeX documents. This may be useful for small projects and may help to
             # save some trees in general.
-            COMPACT_LATEX          = YES
+            COMPACT_LATEX          = NO
             # The PAPER_TYPE tag can be used to set the paper type that is used
-            # by the printer. Possible values are: a4, a4wide, letter, legal and
+            # by the printer. Possible values are: a4, letter, legal and
             # executive. If left blank a4wide will be used.
-            PAPER_TYPE             = letter
+            PAPER_TYPE             = a4wide
             # The EXTRA_PACKAGES tag can be to specify one or more names of LaTeX
             # packages that should be included in the LaTeX output.
             EXTRA_PACKAGES         =
             # The LATEX_HEADER tag can be used to specify a personal LaTeX header for
             # the generated latex document. The header should contain everything until
             # the first chapter. If it is left blank doxygen will generate a
             # standard header. Notice: only use this tag if you know what you are doing!
             LATEX_HEADER           =
+            # The LATEX_FOOTER tag can be used to specify a personal LaTeX footer for
+            # the generated latex document. The footer should contain everything after
+            # the last chapter. If it is left blank doxygen will generate a
+            # standard footer. Notice: only use this tag if you know what you are doing!
+            LATEX_FOOTER           =
             # If the PDF_HYPERLINKS tag is set to YES, the LaTeX that is generated
             # is prepared for conversion to pdf (using ps2pdf). The pdf file will
             # contain links (just like the HTML output) instead of page references
             # This makes the output suitable for online browsing using a pdf viewer.
             PDF_HYPERLINKS         = YES
             # If the USE_PDFLATEX tag is set to YES, pdflatex will be used instead of
             # plain latex in the generated Makefile. Set this option to YES to get a
             # higher quality PDF documentation.
             USE_PDFLATEX           = YES
             # If the LATEX_BATCHMODE tag is set to YES, doxygen will add the \\batchmode.
             # command to the generated LaTeX files. This will instruct LaTeX to keep
             # running if errors occur, instead of asking the user for help.
             # This option is also used when generating formulas in HTML.
             LATEX_BATCHMODE        = NO
             # If LATEX_HIDE_INDICES is set to YES then doxygen will not
             # include the index chapters (such as File Index, Compound Index, etc.)
             # in the output.
             LATEX_HIDE_INDICES     = NO
             # If LATEX_SOURCE_CODE is set to YES then doxygen will include
             # source code with syntax highlighting in the LaTeX output.
             # Note that which sources are shown also depends on other settings
             # such as SOURCE_BROWSER.
             LATEX_SOURCE_CODE      = NO
+            # The LATEX_BIB_STYLE tag can be used to specify the style to use for the
+            # bibliography, e.g. plainnat, or ieeetr. The default style is "plain". See
+            # http://en.wikipedia.org/wiki/BibTeX for more info.
+            LATEX_BIB_STYLE        = plain
             #---------------------------------------------------------------------------
             # configuration options related to the RTF output
             #---------------------------------------------------------------------------
             # If the GENERATE_RTF tag is set to YES Doxygen will generate RTF output
             # The RTF output is optimized for Word 97 and may not look very pretty with
             # other RTF readers or editors.
             GENERATE_RTF           = NO
             # The RTF_OUTPUT tag is used to specify where the RTF docs will be put.
             # If a relative path is entered the value of OUTPUT_DIRECTORY will be
             # put in front of it. If left blank `rtf' will be used as the default path.
             RTF_OUTPUT             = rtf
             # If the COMPACT_RTF tag is set to YES Doxygen generates more compact
             # RTF documents. This may be useful for small projects and may help to
             # save some trees in general.
             COMPACT_RTF            = NO
             # If the RTF_HYPERLINKS tag is set to YES, the RTF that is generated
             # will contain hyperlink fields. The RTF file will
             # contain links (just like the HTML output) instead of page references.
             # This makes the output suitable for online browsing using WORD or other
             # programs which support those fields.
             # Note: wordpad (write) and others do not support links.
             RTF_HYPERLINKS         = NO
             # Load stylesheet definitions from file. Syntax is similar to doxygen's
             # config file, i.e. a series of assignments. You only have to provide
             # replacements, missing definitions are set to their default value.
             RTF_STYLESHEET_FILE    =
             # Set optional variables used in the generation of an rtf document.
             # Syntax is similar to doxygen's config file.
             RTF_EXTENSIONS_FILE    =
             #---------------------------------------------------------------------------
             # configuration options related to the man page output
             #---------------------------------------------------------------------------
             # If the GENERATE_MAN tag is set to YES (the default) Doxygen will
             # generate man pages
             GENERATE_MAN           = YES
             # The MAN_OUTPUT tag is used to specify where the man pages will be put.
             # If a relative path is entered the value of OUTPUT_DIRECTORY will be
             # put in front of it. If left blank `man' will be used as the default path.
             MAN_OUTPUT             = man
             # The MAN_EXTENSION tag determines the extension that is added to
             # the generated man pages (default is the subroutine's section .3)
             MAN_EXTENSION          = .3
             # If the MAN_LINKS tag is set to YES and Doxygen generates man output,
             # then it will generate one additional man file for each entity
             # documented in the real man page(s). These additional files
             # only source the real man page, but without them the man command
             # would be unable to find the correct page. The default is NO.
             MAN_LINKS              = NO
             #---------------------------------------------------------------------------
             # configuration options related to the XML output
             #---------------------------------------------------------------------------
             # If the GENERATE_XML tag is set to YES Doxygen will
             # generate an XML file that captures the structure of
             # the code including all documentation.
             GENERATE_XML           = NO
             # The XML_OUTPUT tag is used to specify where the XML pages will be put.
             # If a relative path is entered the value of OUTPUT_DIRECTORY will be
             # put in front of it. If left blank `xml' will be used as the default path.
             XML_OUTPUT             = xml
             # The XML_SCHEMA tag can be used to specify an XML schema,
             # which can be used by a validating XML parser to check the
             # syntax of the XML files.
             XML_SCHEMA             =
             # The XML_DTD tag can be used to specify an XML DTD,
             # which can be used by a validating XML parser to check the
             # syntax of the XML files.
             XML_DTD                =
             # If the XML_PROGRAMLISTING tag is set to YES Doxygen will
             # dump the program listings (including syntax highlighting
             # and cross-referencing information) to the XML output. Note that
             # enabling this will significantly increase the size of the XML output.
             XML_PROGRAMLISTING     = YES
             #---------------------------------------------------------------------------
             # configuration options for the AutoGen Definitions output
             #---------------------------------------------------------------------------
             # If the GENERATE_AUTOGEN_DEF tag is set to YES Doxygen will
             # generate an AutoGen Definitions (see autogen.sf.net) file
             # that captures the structure of the code including all
             # documentation. Note that this feature is still experimental
             # and incomplete at the moment.
             GENERATE_AUTOGEN_DEF   = NO
             #---------------------------------------------------------------------------
             # configuration options related to the Perl module output
             #---------------------------------------------------------------------------
             # If the GENERATE_PERLMOD tag is set to YES Doxygen will
             # generate a Perl module file that captures the structure of
             # the code including all documentation. Note that this
             # feature is still experimental and incomplete at the
             # moment.
             GENERATE_PERLMOD       = NO
             # If the PERLMOD_LATEX tag is set to YES Doxygen will generate
             # the necessary Makefile rules, Perl scripts and LaTeX code to be able
             # to generate PDF and DVI output from the Perl module output.
             PERLMOD_LATEX          = NO
             # If the PERLMOD_PRETTY tag is set to YES the Perl module output will be
             # nicely formatted so it can be parsed by a human reader.  This is useful
             # if you want to understand what is going on.  On the other hand, if this
             # tag is set to NO the size of the Perl module output will be much smaller
             # and Perl will parse it just the same.
             PERLMOD_PRETTY         = YES
             # The names of the make variables in the generated doxyrules.make file
             # are prefixed with the string contained in PERLMOD_MAKEVAR_PREFIX.
             # This is useful so different doxyrules.make files included by the same
             # Makefile don't overwrite each other's variables.
             PERLMOD_MAKEVAR_PREFIX =
             #---------------------------------------------------------------------------
             # Configuration options related to the preprocessor
             #---------------------------------------------------------------------------
             # If the ENABLE_PREPROCESSING tag is set to YES (the default) Doxygen will
             # evaluate all C-preprocessor directives found in the sources and include
             # files.
             ENABLE_PREPROCESSING   = YES
             # If the MACRO_EXPANSION tag is set to YES Doxygen will expand all macro
             # names in the source code. If set to NO (the default) only conditional
             # compilation will be performed. Macro expansion can be done in a controlled
             # way by setting EXPAND_ONLY_PREDEF to YES.
             MACRO_EXPANSION        = NO
             # If the EXPAND_ONLY_PREDEF and MACRO_EXPANSION tags are both set to YES
             # then the macro expansion is limited to the macros specified with the
             # PREDEFINED and EXPAND_AS_DEFINED tags.
             EXPAND_ONLY_PREDEF     = NO
             # If the SEARCH_INCLUDES tag is set to YES (the default) the includes files
-            # in the INCLUDE_PATH (see below) will be search if a #include is found.
+            # pointed to by INCLUDE_PATH will be searched when a #include is found.
             SEARCH_INCLUDES        = YES
             # The INCLUDE_PATH tag can be used to specify one or more directories that
             # contain include files that are not input files but should be processed by
             # the preprocessor.
             INCLUDE_PATH           =
             # You can use the INCLUDE_FILE_PATTERNS tag to specify one or more wildcard
             # patterns (like *.h and *.hpp) to filter out the header-files in the
             # directories. If left blank, the patterns specified with FILE_PATTERNS will
             # be used.
             INCLUDE_FILE_PATTERNS  =
             # The PREDEFINED tag can be used to specify one or more macro names that
             # are defined before the preprocessor is started (similar to the -D option of
             # gcc). The argument of the tag is a list of macros of the form: name
             # or name=definition (no spaces). If the definition and the = are
             # omitted =1 is assumed. To prevent a macro definition from being
             # undefined via #undef or recursively expanded use the := operator
             # instead of the = operator.
             PREDEFINED             =
             # If the MACRO_EXPANSION and EXPAND_ONLY_PREDEF tags are set to YES then
             # this tag can be used to specify a list of macro names that should be expanded.
             # The macro definition that is found in the sources will be used.
-            # Use the PREDEFINED tag if you want to use a different macro definition.
+            # Use the PREDEFINED tag if you want to use a different macro definition that
+            # overrules the definition found in the source code.
             EXPAND_AS_DEFINED      =
             # If the SKIP_FUNCTION_MACROS tag is set to YES (the default) then
-            # doxygen's preprocessor will remove all function-like macros that are alone
+            # doxygen's preprocessor will remove all references to function-like macros
-            # on a line, have an all uppercase name, and do not end with a semicolon. Such
+            # that are alone on a line, have an all uppercase name, and do not end with a
-            # function macros are typically used for boiler-plate code, and will confuse
+            # semicolon, because these will confuse the parser if not removed.
-            # the parser if not removed.
             SKIP_FUNCTION_MACROS   = YES
             #---------------------------------------------------------------------------
             # Configuration::additions related to external references
             #---------------------------------------------------------------------------
             # The TAGFILES option can be used to specify one or more tagfiles.
             # Optionally an initial location of the external documentation
             # can be added for each tagfile. The format of a tag file without
             # this location is as follows:
             #   TAGFILES = file1 file2 ...
             # Adding location for the tag files is done as follows:
             #   TAGFILES = file1=loc1 "file2 = loc2" ...
             # where "loc1" and "loc2" can be relative or absolute paths or
             # URLs. If a location is present for each tag, the installdox tool
             # does not have to be run to correct the links.
             # Note that each tag file must have a unique name
             # (where the name does NOT include the path)
             # If a tag file is not located in the directory in which doxygen
             # is run, you must also specify the path to the tagfile here.
             TAGFILES               =
             # When a file name is specified after GENERATE_TAGFILE, doxygen will create
             # a tag file that is based on the input files it reads.
             GENERATE_TAGFILE       =
             # If the ALLEXTERNALS tag is set to YES all external classes will be listed
             # in the class index. If set to NO only the inherited external classes
             # will be listed.
             ALLEXTERNALS           = NO
             # If the EXTERNAL_GROUPS tag is set to YES all external groups will be listed
             # in the modules index. If set to NO, only the current project's groups will
             # be listed.
             EXTERNAL_GROUPS        = YES
             # The PERL_PATH should be the absolute path and name of the perl script
             # interpreter (i.e. the result of `which perl').
             PERL_PATH              = /usr/bin/perl
             #---------------------------------------------------------------------------
             # Configuration options related to the dot tool
             #---------------------------------------------------------------------------
             # If the CLASS_DIAGRAMS tag is set to YES (the default) Doxygen will
             # generate a inheritance diagram (in HTML, RTF and LaTeX) for classes with base
             # or super classes. Setting the tag to NO turns the diagrams off. Note that
-            # this option is superseded by the HAVE_DOT option below. This is only a
+            # this option also works with HAVE_DOT disabled, but it is recommended to
-            # fallback. It is recommended to install and use dot, since it yields more
+            # install and use dot, since it yields more powerful graphs.
-            # powerful graphs.
-            CLASS_DIAGRAMS         = NO
+            CLASS_DIAGRAMS         = YES
             # You can define message sequence charts within doxygen comments using the \msc
             # command. Doxygen will then run the mscgen tool (see
             # http://www.mcternan.me.uk/mscgen/) to produce the chart and insert it in the
             # documentation. The MSCGEN_PATH tag allows you to specify the directory where
             # the mscgen tool resides. If left empty the tool is assumed to be found in the
             # default search path.
             MSCGEN_PATH            =
             # If set to YES, the inheritance and collaboration graphs will hide
             # inheritance and usage relations if the target is undocumented
             # or is not a class.
             HIDE_UNDOC_RELATIONS   = YES
             # If you set the HAVE_DOT tag to YES then doxygen will assume the dot tool is
             # available from the path. This tool is part of Graphviz, a graph visualization
             # toolkit from AT&T and Lucent Bell Labs. The other options in this section
             # have no effect if this option is set to NO (the default)
             HAVE_DOT               = YES
             # The DOT_NUM_THREADS specifies the number of dot invocations doxygen is
             # allowed to run in parallel. When set to 0 (the default) doxygen will
             # base this on the number of processors available in the system. You can set it
             # explicitly to a value larger than 0 to get control over the balance
             # between CPU load and processing speed.
             DOT_NUM_THREADS        = 0
-            # By default doxygen will write a font called FreeSans.ttf to the output
+            # By default doxygen will use the Helvetica font for all dot files that
-            # directory and reference it in all dot files that doxygen generates. This
+            # doxygen generates. When you want a differently looking font you can specify
-            # font does not include all possible unicode characters however, so when you need
+            # the font name using DOT_FONTNAME. You need to make sure dot is able to find
-            # these (or just want a differently looking font) you can specify the font name
+            # the font, which can be done by putting it in a standard location or by setting
-            # using DOT_FONTNAME. You need need to make sure dot is able to find the font,
+            # the DOTFONTPATH environment variable or by setting DOT_FONTPATH to the
-            # which can be done by putting it in a standard location or by setting the
+            # directory containing the font.
-            # DOTFONTPATH environment variable or by setting DOT_FONTPATH to the directory
-            # containing the font.
             DOT_FONTNAME           = FreeSans.ttf
             # The DOT_FONTSIZE tag can be used to set the size of the font of dot graphs.
             # The default size is 10pt.
             DOT_FONTSIZE           = 10
-            # By default doxygen will tell dot to use the output directory to look for the
+            # By default doxygen will tell dot to use the Helvetica font.
-            # FreeSans.ttf font (which doxygen will put there itself). If you specify a
+            # If you specify a different font using DOT_FONTNAME you can use DOT_FONTPATH to
-            # different font using DOT_FONTNAME you can set the path where dot
+            # set the path where dot can find it.
-            # can find it using this tag.
             DOT_FONTPATH           =
             # If the CLASS_GRAPH and HAVE_DOT tags are set to YES then doxygen
             # will generate a graph for each documented class showing the direct and
             # indirect inheritance relations. Setting this tag to YES will force the
             # the CLASS_DIAGRAMS tag to NO.
             CLASS_GRAPH            = YES
             # If the COLLABORATION_GRAPH and HAVE_DOT tags are set to YES then doxygen
             # will generate a graph for each documented class showing the direct and
             # indirect implementation dependencies (inheritance, containment, and
             # class references variables) of the class with other documented classes.
             COLLABORATION_GRAPH    = NO
             # If the GROUP_GRAPHS and HAVE_DOT tags are set to YES then doxygen
             # will generate a graph for groups, showing the direct groups dependencies
             GROUP_GRAPHS           = YES
             # If the UML_LOOK tag is set to YES doxygen will generate inheritance and
             # collaboration diagrams in a style similar to the OMG's Unified Modeling
             # Language.
-            UML_LOOK               = YES
+            UML_LOOK               = NO
             # If set to YES, the inheritance and collaboration graphs will show the
             # relations between templates and their instances.
             TEMPLATE_RELATIONS     = NO
             # If the ENABLE_PREPROCESSING, SEARCH_INCLUDES, INCLUDE_GRAPH, and HAVE_DOT
             # tags are set to YES then doxygen will generate a graph for each documented
             # file showing the direct and indirect include dependencies of the file with
             # other documented files.
             INCLUDE_GRAPH          = YES
             # If the ENABLE_PREPROCESSING, SEARCH_INCLUDES, INCLUDED_BY_GRAPH, and
             # HAVE_DOT tags are set to YES then doxygen will generate a graph for each
             # documented header file showing the documented files that directly or
             # indirectly include this file.
             INCLUDED_BY_GRAPH      = YES
             # If the CALL_GRAPH and HAVE_DOT options are set to YES then
             # doxygen will generate a call dependency graph for every global function
             # or class method. Note that enabling this option will significantly increase
             # the time of a run. So in most cases it will be better to enable call graphs
             # for selected functions only using the \callgraph command.
             CALL_GRAPH             = NO
             # If the CALLER_GRAPH and HAVE_DOT tags are set to YES then
             # doxygen will generate a caller dependency graph for every global function
             # or class method. Note that enabling this option will significantly increase
             # the time of a run. So in most cases it will be better to enable caller
             # graphs for selected functions only using the \callergraph command.
             CALLER_GRAPH           = NO
             # If the GRAPHICAL_HIERARCHY and HAVE_DOT tags are set to YES then doxygen
-            # will graphical hierarchy of all classes instead of a textual one.
+            # will generate a graphical hierarchy of all classes instead of a textual one.
             GRAPHICAL_HIERARCHY    = YES
             # If the DIRECTORY_GRAPH, SHOW_DIRECTORIES and HAVE_DOT tags are set to YES
             # then doxygen will show the dependencies a directory has on other directories
             # in a graphical way. The dependency relations are determined by the #include
             # relations between the files in the directories.
             DIRECTORY_GRAPH        = YES
             # The DOT_IMAGE_FORMAT tag can be used to set the image format of the images
-            # generated by dot. Possible values are png, jpg, or gif
+            # generated by dot. Possible values are svg, png, jpg, or gif.
-            # If left blank png will be used.
+            # If left blank png will be used. If you choose svg you need to set
+            # HTML_FILE_EXTENSION to xhtml in order to make the SVG files
+            # visible in IE 9+ (other browsers do not have this requirement).
             DOT_IMAGE_FORMAT       = png
+            # If DOT_IMAGE_FORMAT is set to svg, then this option can be set to YES to
+            # enable generation of interactive SVG images that allow zooming and panning.
+            # Note that this requires a modern browser other than Internet Explorer.
+            # Tested and working are Firefox, Chrome, Safari, and Opera. For IE 9+ you
+            # need to set HTML_FILE_EXTENSION to xhtml in order to make the SVG files
+            # visible. Older versions of IE do not have SVG support.
+            INTERACTIVE_SVG        = NO
             # The tag DOT_PATH can be used to specify the path where the dot tool can be
             # found. If left blank, it is assumed the dot tool can be found in the path.
             DOT_PATH               =
             # The DOTFILE_DIRS tag can be used to specify one or more directories that
             # contain dot files that are included in the documentation (see the
             # \dotfile command).
             DOTFILE_DIRS           =
+            # The MSCFILE_DIRS tag can be used to specify one or more directories that
+            # contain msc files that are included in the documentation (see the
+            # \mscfile command).
+            MSCFILE_DIRS           =
             # The DOT_GRAPH_MAX_NODES tag can be used to set the maximum number of
             # nodes that will be shown in the graph. If the number of nodes in a graph
             # becomes larger than this value, doxygen will truncate the graph, which is
             # visualized by representing a node as a red box. Note that doxygen if the
             # number of direct children of the root node in a graph is already larger than
             # DOT_GRAPH_MAX_NODES then the graph will not be shown at all. Also note
             # that the size of a graph can be further restricted by MAX_DOT_GRAPH_DEPTH.
             DOT_GRAPH_MAX_NODES    = 50
             # The MAX_DOT_GRAPH_DEPTH tag can be used to set the maximum depth of the
             # graphs generated by dot. A depth value of 3 means that only nodes reachable
             # from the root by following a path via at most 3 edges will be shown. Nodes
             # that lay further from the root node will be omitted. Note that setting this
             # option to 1 or 2 may greatly reduce the computation time needed for large
             # code bases. Also note that the size of a graph can be further restricted by
             # DOT_GRAPH_MAX_NODES. Using a depth of 0 means no depth restriction.
             MAX_DOT_GRAPH_DEPTH    = 0
             # Set the DOT_TRANSPARENT tag to YES to generate images with a transparent
             # background. This is disabled by default, because dot on Windows does not
             # seem to support this out of the box. Warning: Depending on the platform used,
             # enabling this option may lead to badly anti-aliased labels on the edges of
             # a graph (i.e. they become hard to read).
             DOT_TRANSPARENT        = NO
             # Set the DOT_MULTI_TARGETS tag to YES allow dot to generate multiple output
             # files in one run (i.e. multiple -o and -T options on the command line). This
             # makes dot run faster, but since only newer versions of dot (>1.8.10)
             # support this, this feature is disabled by default.
             DOT_MULTI_TARGETS      = NO
             # If the GENERATE_LEGEND tag is set to YES (the default) Doxygen will
             # generate a legend page explaining the meaning of the various boxes and
             # arrows in the dot generated graphs.
             GENERATE_LEGEND        = YES
             # If the DOT_CLEANUP tag is set to YES (the default) Doxygen will
             # remove the intermediate dot files that are used to generate
             # the various graphs.
             DOT_CLEANUP            = YES

lib/lpp/lpp_memory/lpp_memory.vhd +3 0

             ------------------------------------------------------------------------------
             --  This file is a part of the LPP VHDL IP LIBRARY
             --  Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
             --
             --  This program is free software; you can redistribute it and/or modify
             --  it under the terms of the GNU General Public License as published by
             --  the Free Software Foundation; either version 3 of the License, or
             --  (at your option) any later version.
             --
             --  This program is distributed in the hope that it will be useful,
             --  but WITHOUT ANY WARRANTY; without even the implied warranty of
             --  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
             --  GNU General Public License for more details.
             --
             --  You should have received a copy of the GNU General Public License
             --  along with this program; if not, write to the Free Software
             --  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
             ------------------------------------------------------------------------------
             --                    Author : Martin Morlot
             --                     Mail : martin.morlot@lpp.polytechnique.fr
             ------------------------------------------------------------------------------
             library ieee;
             use ieee.std_logic_1164.all;
             library grlib;
             use grlib.amba.all;
             use std.textio.all;
             library lpp;
             use lpp.lpp_amba.all;
+            library gaisler;
+            use gaisler.misc.all;
+            use gaisler.memctrl.all;
             --! Package contenant tous les programmes qui forment le composant int�gr� dans le l�on
             package lpp_memory is
             --===========================================================|
             --=================== FIFO Compl�te =========================|
             --===========================================================|
             component APB_FIFO is
               generic (
                 pindex       : integer := 0;
                 paddr        : integer := 0;
                 pmask        : integer := 16#fff#;
                 pirq         : integer := 0;
                 abits        : integer := 8;
                 Data_sz      : integer := 16;
                 Addr_sz      : integer := 8;
                 addr_max_int : integer := 256);
               port (
                 clk          : in  std_logic;
                 rst          : in  std_logic;
                 apbi         : in  apb_slv_in_type;
                 Full    : out std_logic;
                 Empty   : out std_logic;
                 WR : out std_logic;
                 RE : out std_logic;
                 apbo         : out apb_slv_out_type
                 );
             end component;
             component ApbDriver is
               generic (
                 pindex       : integer := 0;
                 paddr        : integer := 0;
                 pmask        : integer := 16#fff#;
                 pirq         : integer := 0;
                 abits        : integer := 8;
                 LPP_DEVICE   : integer;
                 Data_sz      : integer := 16;
                 Addr_sz      : integer := 8;
                 addr_max_int : integer := 256);
               port (
                 clk          : in  std_logic;
                 rst          : in  std_logic;
                 ReadEnable   : out std_logic;
                 WriteEnable  : out std_logic;
                 FlagEmpty    : in std_logic;
                 FlagFull     : in std_logic;
                 ReUse        : out std_logic;
                 Lock         : out std_logic;
                 DataIn       : out std_logic_vector(Data_sz-1 downto 0);
                 DataOut      : in std_logic_vector(Data_sz-1 downto 0);
                 AddrIn       : in std_logic_vector(Addr_sz-1 downto 0);
                 AddrOut      : in std_logic_vector(Addr_sz-1 downto 0);
                 apbi         : in  apb_slv_in_type;
                 apbo         : out apb_slv_out_type
                 );
             end component;
             component Top_FIFO is
               generic(
                 Data_sz      : integer := 16;
                 Addr_sz      : integer := 8;
                 addr_max_int : integer := 256
                 );
               port(
                 clk,raz  : in std_logic;
                 flag_RE  : in std_logic;
                 flag_WR  : in std_logic;
                 ReUse    : in std_logic;
                 Lock     : in std_logic;
                 Data_in  : in std_logic_vector(Data_sz-1 downto 0);
                 Addr_RE  : out std_logic_vector(addr_sz-1 downto 0);
                 Addr_WR  : out std_logic_vector(addr_sz-1 downto 0);
                 full     : out std_logic;
                 empty    : out std_logic;
                 Data_out : out std_logic_vector(Data_sz-1 downto 0)
                 );
             end component;
             component Fifo_Read is
               generic(
                 Addr_sz      : integer := 8;
                 addr_max_int : integer := 256);
               port(
                 clk          : in std_logic;
                 raz          : in std_logic;
                 flag_RE      : in std_logic;
                 ReUse        : in std_logic;
                 Waddr        : in std_logic_vector(addr_sz-1 downto 0);
                 empty        : out std_logic;
                 Raddr        : out std_logic_vector(addr_sz-1 downto 0)
                 );
             end component;
             component Fifo_Write is
               generic(
                 Addr_sz      : integer := 8;
                 addr_max_int : integer := 256);
               port(
                 clk          : in std_logic;
                 raz          : in std_logic;
                 flag_WR      : in std_logic;
                 Raddr        : in std_logic_vector(addr_sz-1 downto 0);
                 full         : out std_logic;
                 Waddr        : out std_logic_vector(addr_sz-1 downto 0)
                 );
             end component;
             component Link_Reg is
               generic(Data_sz : integer := 16);
               port(
                 clk,raz       : in std_logic;
                 Data_one      : in std_logic_vector(Data_sz-1 downto 0);
                 Data_two      : in std_logic_vector(Data_sz-1 downto 0);
                 ReUse         : in std_logic;
                 flag_RE       : in std_logic;
                 flag_WR       : in std_logic;
                 empty         : in std_logic;
                 Data_out      : out std_logic_vector(Data_sz-1 downto 0)
                 );
             end component;
             --===========================================================|
             --================= Demi FIFO Ecriture ======================|
             --===========================================================|
             component APB_FifoWrite is
               generic (
                 pindex       : integer := 0;
                 paddr        : integer := 0;
                 pmask        : integer := 16#fff#;
                 pirq         : integer := 0;
                 abits        : integer := 8;
                 Data_sz      : integer := 16;
                 Addr_sz      : integer := 8;
                 addr_max_int : integer := 256);
               port (
                 clk          : in  std_logic;
                 rst          : in  std_logic;
                 apbi         : in  apb_slv_in_type;
                 ReadEnable   : in  std_logic;
                 Empty        : out std_logic;
                 Full         : out std_logic;
                 DATA         : out std_logic_vector(Data_sz-1 downto 0);
                 apbo         : out apb_slv_out_type
                 );
             end component;
             --component Top_FifoWrite is
             --  generic(
             --    Data_sz      : integer := 16;
             --    Addr_sz      : integer := 8;
             --    addr_max_int : integer := 256);
             --  port(
             --    clk          : in std_logic;
             --    raz          : in std_logic;
             --    flag_RE      : in std_logic;
             --    flag_WR      : in std_logic;
             --    Data_in      : in std_logic_vector(Data_sz-1 downto 0);
             --    Raddr        : in std_logic_vector(addr_sz-1 downto 0);
             --    full         : out std_logic;
             --    empty        : out std_logic;
             --    Waddr        : out std_logic_vector(addr_sz-1 downto 0);
             --    Data_out     : out std_logic_vector(Data_sz-1 downto 0)
             --    );
             --end component;
             --===========================================================|
             --================== Demi FIFO Lecture ======================|
             --===========================================================|
             component APB_FifoRead is
               generic (
                 pindex       : integer := 0;
                 paddr        : integer := 0;
                 pmask        : integer := 16#fff#;
                 pirq         : integer := 0;
                 abits        : integer := 8;
                 Data_sz      : integer := 16;
                 Addr_sz      : integer := 8;
                 addr_max_int : integer := 256);
               port (
                 clk          : in  std_logic;
                 rst          : in  std_logic;
                 apbi         : in  apb_slv_in_type;
                 WriteEnable  : in std_logic;
                 Full         : out std_logic;
                 Empty        : out std_logic;
                 DATA         : in std_logic_vector(Data_sz-1 downto 0);
                 apbo         : out apb_slv_out_type
                 );
             end component;
             --component Top_FifoRead is
             --  generic(
             --    Data_sz      : integer := 16;
             --    Addr_sz      : integer := 8;
             --    addr_max_int : integer := 256);
             --  port(
             --    clk          : in std_logic;
             --    raz          : in std_logic;
             --    flag_RE      : in std_logic;
             --    flag_WR      : in std_logic;
             --    Data_in      : in std_logic_vector(Data_sz-1 downto 0);
             --    Waddr        : in std_logic_vector(addr_sz-1 downto 0);
             --    full         : out std_logic;
             --    empty        : out std_logic;
             --    Raddr        : out std_logic_vector(addr_sz-1 downto 0);
             --    Data_out     : out std_logic_vector(Data_sz-1 downto 0)
             --    );
             --end component;
             component ssram_plugin is
             generic (tech : integer := 0);
             port
             (
                 clk             : in  std_logic;
                 mem_ctrlr_o     : in  memory_out_type;
                 SSRAM_CLK       : out std_logic;
                 nBWa            : out std_logic;
                 nBWb            : out std_logic;
                 nBWc            : out std_logic;
                 nBWd            : out std_logic;
                 nBWE            : out std_logic;
                 nADSC           : out std_logic;
                 nADSP           : out std_logic;
                 nADV            : out std_logic;
                 nGW             : out std_logic;
                 nCE1            : out std_logic;
                 CE2             : out std_logic;
                 nCE3            : out std_logic;
                 nOE             : out std_logic;
                 MODE            : out std_logic;
                 ZZ              : out std_logic
             );
             end component;
             end;

General Comments 0

Write
Preview

You need to be logged in to leave comments. Login now

No TODOs yet

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages