| @@ -0,0 +1,31 | |||
|
|
1 | # Top Level Design Parameters | |
|
|
2 | ||
|
|
3 | # Clocks | |
|
|
4 | ||
|
|
5 | create_clock -period 10.000000 -waveform {0.000000 5.000000} clk100MHz | |
|
|
6 | create_clock -period 20.344999 -waveform {0.000000 10.172500} clk49_152MHz | |
|
|
7 | create_clock -period 20.000000 -waveform {0.000000 10.000000} clk_50_s:Q | |
|
|
8 | create_clock -period 40.000000 -waveform {0.000000 20.000000} clk_25:Q | |
|
|
9 | create_clock -period 40.690000 -waveform {0.000000 20.345100} clk_24:Q | |
|
|
10 | create_clock -name SPW_CLOCK -period 100.000000 -waveform {0.000000 50.000000} {SPW1_DIN SPW1_SIN SPW2_DIN SPW2_SIN} | |
|
|
11 | ||
|
|
12 | ||
|
|
13 | # False Paths Between Clocks | |
|
|
14 | ||
|
|
15 | ||
|
|
16 | # False Path Constraints | |
|
|
17 | ||
|
|
18 | ||
|
|
19 | # Maximum Delay Constraints | |
|
|
20 | ||
|
|
21 | ||
|
|
22 | # Multicycle Constraints | |
|
|
23 | ||
|
|
24 | ||
|
|
25 | # Virtual Clocks | |
|
|
26 | # Output Load Constraints | |
|
|
27 | # Driving Cell Constraints | |
|
|
28 | # Wire Loads | |
|
|
29 | # set_wire_load_mode top | |
|
|
30 | ||
|
|
31 | # Other Constraints | |
| @@ -0,0 +1,62 | |||
|
|
1 | # Synplicity, Inc. constraint file | |
|
|
2 | # /home/jiri/ibm/vhdl/grlib/boards/actel-coremp7-1000/default.sdc | |
|
|
3 | # Written on Wed Aug 1 19:29:24 2007 | |
|
|
4 | # by Synplify Pro, Synplify Pro 8.8.0.4 Scope Editor | |
|
|
5 | ||
|
|
6 | # | |
|
|
7 | # Collections | |
|
|
8 | # | |
|
|
9 | ||
|
|
10 | # | |
|
|
11 | # Clocks | |
|
|
12 | # | |
|
|
13 | ||
|
|
14 | ||
|
|
15 | define_clock {clk100MHz} -name {clk100MHz} -freq 100 -clockgroup default_clkgroup -route 5 | |
|
|
16 | define_clock {clk49_152MHz} -name {clk49_152MHz} -freq 49.152 -clockgroup default_clkgroup -route 5 | |
|
|
17 | ||
|
|
18 | # | |
|
|
19 | # Clock to Clock | |
|
|
20 | # | |
|
|
21 | ||
|
|
22 | # | |
|
|
23 | # Inputs/Outputs | |
|
|
24 | # | |
|
|
25 | define_output_delay -disable -default 5.00 -improve 0.00 -route 0.00 -ref {clk:r} | |
|
|
26 | define_input_delay -disable -default 5.00 -improve 0.00 -route 0.00 -ref {clk:r} | |
|
|
27 | ||
|
|
28 | ||
|
|
29 | # | |
|
|
30 | # Registers | |
|
|
31 | # | |
|
|
32 | ||
|
|
33 | # | |
|
|
34 | # Multicycle Path | |
|
|
35 | # | |
|
|
36 | ||
|
|
37 | # | |
|
|
38 | # False Path | |
|
|
39 | # | |
|
|
40 | ||
|
|
41 | # | |
|
|
42 | # Path Delay | |
|
|
43 | # | |
|
|
44 | ||
|
|
45 | # | |
|
|
46 | # Attributes | |
|
|
47 | # | |
|
|
48 | define_global_attribute syn_useioff {1} | |
|
|
49 | define_global_attribute -disable syn_netlist_hierarchy {0} | |
|
|
50 | define_attribute {etx_clk} syn_noclockbuf {1} | |
|
|
51 | ||
|
|
52 | # | |
|
|
53 | # I/O standards | |
|
|
54 | # | |
|
|
55 | ||
|
|
56 | # | |
|
|
57 | # Compile Points | |
|
|
58 | # | |
|
|
59 | ||
|
|
60 | # | |
|
|
61 | # Other Constraints | |
|
|
62 | # | |
| @@ -19,6 +19,10 VHDLSYNFILES=LFR-em.vhd | |||
|
|
19 | 19 | #SDCFILE=$(GRLIB)/boards/$(BOARD)/synplify.sdc |
|
|
20 | 20 | #SDC=$(GRLIB)/boards/$(BOARD)/leon3mp.sdc |
|
|
21 | 21 | PDC=$(VHDLIB)/boards/$(BOARD)/em-LeonLPP-A3PE3kL.pdc |
|
|
22 | ||
|
|
23 | SDCFILE=$(VHDLIB)/boards/$(BOARD)/LFR_EM_synthesis.sdc | |
|
|
24 | SDC=$(VHDLIB)/boards/$(BOARD)/LFR_EM_place_and_route.sdc | |
|
|
25 | ||
|
|
22 | 26 | BITGEN=$(VHDLIB)/boards/$(BOARD)/default.ut |
|
|
23 | 27 | CLEAN=soft-clean |
|
|
24 | 28 | |
General Comments 0
You need to be logged in to leave comments.
Login now