##// END OF EJS Templates
Commit Message Age Author Refs
load previous
r608:b0637f76f46e
update LFR-em
pellion
0
r607:337372d6bbe7
update LFR-em
pellion
0
r606:2f207df1fc75
Hanning windows in front of FFT
pellion
0
r605:6a183ad6a08b
Étiquette (LFR-EQM) 2-1-83 ajoutée à la révision 1b6a99d2ea09
pellion
0
r604:9d0c406efed4
Window Function with a ROM (Hanning)
pellion
0
r603:c380a9e98a1c
LFR-em 1.1.83 ...
pellion
0
r602:ddd72636badb
temp
pellion
0
r601:1b6a99d2ea09
LFR-EQM 2.1.83 > ad_conv_RH1401_withFilter version idem EM
pellion
0
r600:1d46c91bda8b
LFR-EQM 2.1.82 - b > SMP_CLK @ 24576MHz/25 = 983.03Hz > OEn active during one cycle > sample ADC_DATA one cycle after the OEn SMP_CLK --------|___________ CLK_25Mhz-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_| ADC_OEn ------------|___|----- ADC_DATA ****************{data} ADC_DATA_reg****************{data}
pellion
0
r599:6aaa08019409
LFR-EQM 2.1.82
pellion
0
r598:a4da461dd67d
LFR-EQM 2.1.81 > all is ok, the ADC data are sampled at 500M.sample.Hz
pellion
0
r597:ec6fbc748101
save
pellion
0
r596:04687799528c
ok
pellion
0
r595:eb603d70d051
register the data outputed by ADC_driver
pellion
0
r594:a9702b7364d2
temp : update ADC driver - conversion part clocked by clk_49 (49.152 MHz) - cnv_clk = clk_49.152/100 with duty cycle of 50% - 3 period for each Ren, - Data sampling during the 2nd cycle of Ren, - each 2 data input, 1 data output (@)
pellion
0
r593:173a643f1c9c
temp
pellion
0
r592:7b23905bc9f6
temp
pellion
JC
0
r591:e0250657227b
ADD SDC constraint
pellion
JC
0
r590:f6390d699855
merge simu_with_leon3 (add lpp_dma_SEND16B_FIFO2DMA)
pellion
JC
0
r589:ebd290519818
update ok ??
pellion
0
load next
< 1 .. 3 4 5 6 7 .. 35 >
showing 20 out of 689 commits