##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

global reset delayed in function of ram_nbusy signal (waiting 16 falling edge).
pellion -
r587:f2c158b74433 simu_with_Leon3
parent child
Show More
Show file before | Show file after | Hide comments
@@ -1,493 +1,520
1 ------------------------------------------------------------------------------
1 ------------------------------------------------------------------------------
2 -- This file is a part of the LPP VHDL IP LIBRARY
2 -- This file is a part of the LPP VHDL IP LIBRARY
3 -- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
3 -- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS
4 --
4 --
5 -- This program is free software; you can redistribute it and/or modify
5 -- This program is free software; you can redistribute it and/or modify
6 -- it under the terms of the GNU General Public License as published by
6 -- it under the terms of the GNU General Public License as published by
7 -- the Free Software Foundation; either version 3 of the License, or
7 -- the Free Software Foundation; either version 3 of the License, or
8 -- (at your option) any later version.
8 -- (at your option) any later version.
9 --
9 --
10 -- This program is distributed in the hope that it will be useful,
10 -- This program is distributed in the hope that it will be useful,
11 -- but WITHOUT ANY WARRANTY; without even the implied warranty of
11 -- but WITHOUT ANY WARRANTY; without even the implied warranty of
12 -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 -- GNU General Public License for more details.
13 -- GNU General Public License for more details.
14 --
14 --
15 -- You should have received a copy of the GNU General Public License
15 -- You should have received a copy of the GNU General Public License
16 -- along with this program; if not, write to the Free Software
16 -- along with this program; if not, write to the Free Software
17 -- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
17 -- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
18 -------------------------------------------------------------------------------
18 -------------------------------------------------------------------------------
19 -- Author : Jean-christophe Pellion
19 -- Author : Jean-christophe Pellion
20 -- Mail : jean-christophe.pellion@lpp.polytechnique.fr
20 -- Mail : jean-christophe.pellion@lpp.polytechnique.fr
21 -------------------------------------------------------------------------------
21 -------------------------------------------------------------------------------
22 LIBRARY IEEE;
22 LIBRARY IEEE;
23 USE IEEE.numeric_std.ALL;
23 USE IEEE.numeric_std.ALL;
24 USE IEEE.std_logic_1164.ALL;
24 USE IEEE.std_logic_1164.ALL;
25 LIBRARY grlib;
25 LIBRARY grlib;
26 USE grlib.amba.ALL;
26 USE grlib.amba.ALL;
27 USE grlib.stdlib.ALL;
27 USE grlib.stdlib.ALL;
28 LIBRARY techmap;
28 LIBRARY techmap;
29 USE techmap.gencomp.ALL;
29 USE techmap.gencomp.ALL;
30 LIBRARY gaisler;
30 LIBRARY gaisler;
31 USE gaisler.sim.ALL;
31 USE gaisler.sim.ALL;
32 USE gaisler.memctrl.ALL;
32 USE gaisler.memctrl.ALL;
33 USE gaisler.leon3.ALL;
33 USE gaisler.leon3.ALL;
34 USE gaisler.uart.ALL;
34 USE gaisler.uart.ALL;
35 USE gaisler.misc.ALL;
35 USE gaisler.misc.ALL;
36 USE gaisler.spacewire.ALL;
36 USE gaisler.spacewire.ALL;
37 LIBRARY esa;
37 LIBRARY esa;
38 USE esa.memoryctrl.ALL;
38 USE esa.memoryctrl.ALL;
39 LIBRARY lpp;
39 LIBRARY lpp;
40 USE lpp.lpp_memory.ALL;
40 USE lpp.lpp_memory.ALL;
41 USE lpp.lpp_ad_conv.ALL;
41 USE lpp.lpp_ad_conv.ALL;
42 USE lpp.lpp_lfr_pkg.ALL; -- contains lpp_lfr, not in the 206 rev of the VHD_Lib
42 USE lpp.lpp_lfr_pkg.ALL; -- contains lpp_lfr, not in the 206 rev of the VHD_Lib
43 USE lpp.lpp_top_lfr_pkg.ALL; -- contains top_wf_picker
43 USE lpp.lpp_top_lfr_pkg.ALL; -- contains top_wf_picker
44 USE lpp.iir_filter.ALL;
44 USE lpp.iir_filter.ALL;
45 USE lpp.general_purpose.ALL;
45 USE lpp.general_purpose.ALL;
46 USE lpp.lpp_lfr_management.ALL;
46 USE lpp.lpp_lfr_management.ALL;
47 USE lpp.lpp_leon3_soc_pkg.ALL;
47 USE lpp.lpp_leon3_soc_pkg.ALL;
48 USE lpp.lpp_bootloader_pkg.ALL;
48 USE lpp.lpp_bootloader_pkg.ALL;
49
49
50 --library proasic3l;
50 --library proasic3l;
51 --use proasic3l.all;
51 --use proasic3l.all;
52
52
53 ENTITY LFR_EQM IS
53 ENTITY LFR_EQM IS
54 GENERIC (
54 GENERIC (
55 Mem_use : INTEGER := use_RAM;
55 Mem_use : INTEGER := use_RAM;
56 USE_BOOTLOADER : INTEGER := 0
56 USE_BOOTLOADER : INTEGER := 0
57 );
57 );
58
58
59 PORT (
59 PORT (
60 clk50MHz : IN STD_ULOGIC;
60 clk50MHz : IN STD_ULOGIC;
61 clk49_152MHz : IN STD_ULOGIC;
61 clk49_152MHz : IN STD_ULOGIC;
62 reset : IN STD_ULOGIC;
62 reset : IN STD_ULOGIC;
63
63
64 -- TAG --------------------------------------------------------------------
64 -- TAG --------------------------------------------------------------------
65 TAG1 : IN STD_ULOGIC; -- DSU rx data
65 TAG1 : IN STD_ULOGIC; -- DSU rx data
66 TAG3 : OUT STD_ULOGIC; -- DSU tx data
66 TAG3 : OUT STD_ULOGIC; -- DSU tx data
67 -- UART APB ---------------------------------------------------------------
67 -- UART APB ---------------------------------------------------------------
68 TAG2 : IN STD_ULOGIC; -- UART1 rx data
68 TAG2 : IN STD_ULOGIC; -- UART1 rx data
69 TAG4 : OUT STD_ULOGIC; -- UART1 tx data
69 TAG4 : OUT STD_ULOGIC; -- UART1 tx data
70 -- RAM --------------------------------------------------------------------
70 -- RAM --------------------------------------------------------------------
71 address : OUT STD_LOGIC_VECTOR(18 DOWNTO 0);
71 address : OUT STD_LOGIC_VECTOR(18 DOWNTO 0);
72 data : INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
72 data : INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
73
73
74 nSRAM_MBE : INOUT STD_LOGIC; -- new
74 nSRAM_MBE : INOUT STD_LOGIC; -- new
75 nSRAM_E1 : OUT STD_LOGIC; -- new
75 nSRAM_E1 : OUT STD_LOGIC; -- new
76 nSRAM_E2 : OUT STD_LOGIC; -- new
76 nSRAM_E2 : OUT STD_LOGIC; -- new
77 -- nSRAM_SCRUB : OUT STD_LOGIC; -- new
77 -- nSRAM_SCRUB : OUT STD_LOGIC; -- new
78 nSRAM_W : OUT STD_LOGIC; -- new
78 nSRAM_W : OUT STD_LOGIC; -- new
79 nSRAM_G : OUT STD_LOGIC; -- new
79 nSRAM_G : OUT STD_LOGIC; -- new
80 nSRAM_BUSY : IN STD_LOGIC; -- new
80 nSRAM_BUSY : IN STD_LOGIC; -- new
81 -- SPW --------------------------------------------------------------------
81 -- SPW --------------------------------------------------------------------
82 spw1_en : OUT STD_LOGIC; -- new
82 spw1_en : OUT STD_LOGIC; -- new
83 spw1_din : IN STD_LOGIC;
83 spw1_din : IN STD_LOGIC;
84 spw1_sin : IN STD_LOGIC;
84 spw1_sin : IN STD_LOGIC;
85 spw1_dout : OUT STD_LOGIC;
85 spw1_dout : OUT STD_LOGIC;
86 spw1_sout : OUT STD_LOGIC;
86 spw1_sout : OUT STD_LOGIC;
87 spw2_en : OUT STD_LOGIC; -- new
87 spw2_en : OUT STD_LOGIC; -- new
88 spw2_din : IN STD_LOGIC;
88 spw2_din : IN STD_LOGIC;
89 spw2_sin : IN STD_LOGIC;
89 spw2_sin : IN STD_LOGIC;
90 spw2_dout : OUT STD_LOGIC;
90 spw2_dout : OUT STD_LOGIC;
91 spw2_sout : OUT STD_LOGIC;
91 spw2_sout : OUT STD_LOGIC;
92 -- ADC --------------------------------------------------------------------
92 -- ADC --------------------------------------------------------------------
93 bias_fail_sw : OUT STD_LOGIC;
93 bias_fail_sw : OUT STD_LOGIC;
94 ADC_OEB_bar_CH : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
94 ADC_OEB_bar_CH : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
95 ADC_smpclk : OUT STD_LOGIC;
95 ADC_smpclk : OUT STD_LOGIC;
96 ADC_data : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
96 ADC_data : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
97 -- DAC --------------------------------------------------------------------
97 -- DAC --------------------------------------------------------------------
98 DAC_SDO : OUT STD_LOGIC;
98 DAC_SDO : OUT STD_LOGIC;
99 DAC_SCK : OUT STD_LOGIC;
99 DAC_SCK : OUT STD_LOGIC;
100 DAC_SYNC : OUT STD_LOGIC;
100 DAC_SYNC : OUT STD_LOGIC;
101 DAC_CAL_EN : OUT STD_LOGIC;
101 DAC_CAL_EN : OUT STD_LOGIC;
102 -- HK ---------------------------------------------------------------------
102 -- HK ---------------------------------------------------------------------
103 HK_smpclk : OUT STD_LOGIC;
103 HK_smpclk : OUT STD_LOGIC;
104 ADC_OEB_bar_HK : OUT STD_LOGIC;
104 ADC_OEB_bar_HK : OUT STD_LOGIC;
105 HK_SEL : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
105 HK_SEL : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
106 ---------------------------------------------------------------------------
106 ---------------------------------------------------------------------------
107 TAG8 : OUT STD_LOGIC
107 TAG8 : OUT STD_LOGIC
108 );
108 );
109
109
110 END LFR_EQM;
110 END LFR_EQM;
111
111
112
112
113 ARCHITECTURE beh OF LFR_EQM IS
113 ARCHITECTURE beh OF LFR_EQM IS
114
114
115 SIGNAL clk_25 : STD_LOGIC := '0';
115 SIGNAL clk_25 : STD_LOGIC := '0';
116 SIGNAL clk_24 : STD_LOGIC := '0';
116 SIGNAL clk_24 : STD_LOGIC := '0';
117 -----------------------------------------------------------------------------
117 -----------------------------------------------------------------------------
118 SIGNAL coarse_time : STD_LOGIC_VECTOR(31 DOWNTO 0);
118 SIGNAL coarse_time : STD_LOGIC_VECTOR(31 DOWNTO 0);
119 SIGNAL fine_time : STD_LOGIC_VECTOR(15 DOWNTO 0);
119 SIGNAL fine_time : STD_LOGIC_VECTOR(15 DOWNTO 0);
120
120
121 -- CONSTANTS
121 -- CONSTANTS
122 CONSTANT CFG_PADTECH : INTEGER := inferred;
122 CONSTANT CFG_PADTECH : INTEGER := inferred;
123 CONSTANT NB_APB_SLAVE : INTEGER := 11; -- 3 = grspw + waveform picker + time manager, 11 allows pindex = f
123 CONSTANT NB_APB_SLAVE : INTEGER := 11; -- 3 = grspw + waveform picker + time manager, 11 allows pindex = f
124 CONSTANT NB_AHB_SLAVE : INTEGER := 1;
124 CONSTANT NB_AHB_SLAVE : INTEGER := 1;
125 CONSTANT NB_AHB_MASTER : INTEGER := 2; -- 2 = grspw + waveform picker
125 CONSTANT NB_AHB_MASTER : INTEGER := 2; -- 2 = grspw + waveform picker
126
126
127 SIGNAL apbi_ext : apb_slv_in_type;
127 SIGNAL apbi_ext : apb_slv_in_type;
128 SIGNAL apbo_ext : soc_apb_slv_out_vector(NB_APB_SLAVE-1+5 DOWNTO 5) := (OTHERS => apb_none);
128 SIGNAL apbo_ext : soc_apb_slv_out_vector(NB_APB_SLAVE-1+5 DOWNTO 5) := (OTHERS => apb_none);
129 SIGNAL ahbi_s_ext : ahb_slv_in_type;
129 SIGNAL ahbi_s_ext : ahb_slv_in_type;
130 SIGNAL ahbo_s_ext : soc_ahb_slv_out_vector(NB_AHB_SLAVE-1+3 DOWNTO 3) := (OTHERS => ahbs_none);
130 SIGNAL ahbo_s_ext : soc_ahb_slv_out_vector(NB_AHB_SLAVE-1+3 DOWNTO 3) := (OTHERS => ahbs_none);
131 SIGNAL ahbi_m_ext : AHB_Mst_In_Type;
131 SIGNAL ahbi_m_ext : AHB_Mst_In_Type;
132 SIGNAL ahbo_m_ext : soc_ahb_mst_out_vector(NB_AHB_MASTER-1+1 DOWNTO 1) := (OTHERS => ahbm_none);
132 SIGNAL ahbo_m_ext : soc_ahb_mst_out_vector(NB_AHB_MASTER-1+1 DOWNTO 1) := (OTHERS => ahbm_none);
133
133
134 -- Spacewire signals
134 -- Spacewire signals
135 SIGNAL dtmp : STD_LOGIC_VECTOR(1 DOWNTO 0);
135 SIGNAL dtmp : STD_LOGIC_VECTOR(1 DOWNTO 0);
136 SIGNAL stmp : STD_LOGIC_VECTOR(1 DOWNTO 0);
136 SIGNAL stmp : STD_LOGIC_VECTOR(1 DOWNTO 0);
137 SIGNAL spw_rxclk : STD_LOGIC_VECTOR(1 DOWNTO 0);
137 SIGNAL spw_rxclk : STD_LOGIC_VECTOR(1 DOWNTO 0);
138 SIGNAL spw_rxtxclk : STD_ULOGIC;
138 SIGNAL spw_rxtxclk : STD_ULOGIC;
139 SIGNAL spw_rxclkn : STD_ULOGIC;
139 SIGNAL spw_rxclkn : STD_ULOGIC;
140 SIGNAL spw_clk : STD_LOGIC;
140 SIGNAL spw_clk : STD_LOGIC;
141 SIGNAL swni : grspw_in_type;
141 SIGNAL swni : grspw_in_type;
142 SIGNAL swno : grspw_out_type;
142 SIGNAL swno : grspw_out_type;
143
143
144 --GPIO
144 --GPIO
145 SIGNAL gpioi : gpio_in_type;
145 SIGNAL gpioi : gpio_in_type;
146 SIGNAL gpioo : gpio_out_type;
146 SIGNAL gpioo : gpio_out_type;
147
147
148 -- AD Converter ADS7886
148 -- AD Converter ADS7886
149 SIGNAL sample : Samples14v(8 DOWNTO 0);
149 SIGNAL sample : Samples14v(8 DOWNTO 0);
150 SIGNAL sample_s : Samples(8 DOWNTO 0);
150 SIGNAL sample_s : Samples(8 DOWNTO 0);
151 SIGNAL sample_val : STD_LOGIC;
151 SIGNAL sample_val : STD_LOGIC;
152 SIGNAL ADC_OEB_bar_CH_s : STD_LOGIC_VECTOR(8 DOWNTO 0);
152 SIGNAL ADC_OEB_bar_CH_s : STD_LOGIC_VECTOR(8 DOWNTO 0);
153
153
154 -----------------------------------------------------------------------------
154 -----------------------------------------------------------------------------
155 SIGNAL observation_reg : STD_LOGIC_VECTOR(31 DOWNTO 0);
155 SIGNAL observation_reg : STD_LOGIC_VECTOR(31 DOWNTO 0);
156
156
157 -----------------------------------------------------------------------------
157 -----------------------------------------------------------------------------
158 SIGNAL rstn_25 : STD_LOGIC;
158 SIGNAL rstn_25 : STD_LOGIC;
159 SIGNAL rstn_24 : STD_LOGIC;
159 SIGNAL rstn_24 : STD_LOGIC;
160
160
161 SIGNAL LFR_soft_rstn : STD_LOGIC;
161 SIGNAL LFR_soft_rstn : STD_LOGIC;
162 SIGNAL LFR_rstn : STD_LOGIC;
162 SIGNAL LFR_rstn : STD_LOGIC;
163
163
164 SIGNAL ADC_smpclk_s : STD_LOGIC;
164 SIGNAL ADC_smpclk_s : STD_LOGIC;
165
165
166 SIGNAL nSRAM_CE : STD_LOGIC_VECTOR(1 DOWNTO 0);
166 SIGNAL nSRAM_CE : STD_LOGIC_VECTOR(1 DOWNTO 0);
167
167
168 SIGNAL clk50MHz_int : STD_LOGIC := '0';
168 SIGNAL clk50MHz_int : STD_LOGIC := '0';
169 SIGNAL clk_25_int : STD_LOGIC := '0';
169 SIGNAL clk_25_int : STD_LOGIC := '0';
170
170
171 component clkint port(A : in std_ulogic; Y :out std_ulogic); end component;
171 component clkint port(A : in std_ulogic; Y :out std_ulogic); end component;
172
172
173 SIGNAL rstn_50 : STD_LOGIC;
174 SIGNAL clk_lock : STD_LOGIC;
175 SIGNAL clk_busy_counter : STD_LOGIC_VECTOR(3 DOWNTO 0);
176 SIGNAL nSRAM_BUSY_reg : STD_LOGIC;
173 BEGIN -- beh
177 BEGIN -- beh
174
178
175 -----------------------------------------------------------------------------
179 -----------------------------------------------------------------------------
180 -- CLK_LOCK
181 -----------------------------------------------------------------------------
182 rst_gen_global : rstgen PORT MAP (reset, clk_50, '1', rstn_50, OPEN);
183
184 PROCESS (clk50MHz_int, rstn_50)
185 BEGIN -- PROCESS
186 IF rstn_50 = '0' THEN -- asynchronous reset (active low)
187 clk_lock <= '0';
188 clk_busy_counter <= (OTHERS => '0');
189 nSRAM_BUSY_reg <= '0';
190 ELSIF clk50MHz_int'event AND clk50MHz_int = '1' THEN -- rising clock edge
191 nSRAM_BUSY_reg <= nSRAM_BUSY;
192 IF nSRAM_BUSY_reg = '1' AND nSRAM_BUSY = '0' THEN
193 IF clk_busy_counter = "1111" THEN
194 clk_lock = '1';
195 ELSE
196 clk_busy_counter <= STD_LOGIC_VECTOR(to_unsigned(to_integer(UNSIGNED(clk_busy_counter))+1,4));
197 END IF;
198 END IF;
199 END IF;
200 END PROCESS;
201
202 -----------------------------------------------------------------------------
176 -- CLK
203 -- CLK
177 -----------------------------------------------------------------------------
204 -----------------------------------------------------------------------------
178 rst_domain25 : rstgen PORT MAP (reset, clk_25, '1', rstn_25, OPEN);
205 rst_domain25 : rstgen PORT MAP (reset, clk_25, clk_lock, rstn_25, OPEN);
179 rst_domain24 : rstgen PORT MAP (reset, clk_24, '1', rstn_24, OPEN);
206 rst_domain24 : rstgen PORT MAP (reset, clk_24, clk_lock, rstn_24, OPEN);
180
207
181 --clk_pad : clkint port map (A => clk50MHz, Y => clk50MHz_int );
208 --clk_pad : clkint port map (A => clk50MHz, Y => clk50MHz_int );
182 clk50MHz_int <= clk50MHz;
209 clk50MHz_int <= clk50MHz;
183
210
184 PROCESS(clk50MHz_int)
211 PROCESS(clk50MHz_int)
185 BEGIN
212 BEGIN
186 IF clk50MHz_int'EVENT AND clk50MHz_int = '1' THEN
213 IF clk50MHz_int'EVENT AND clk50MHz_int = '1' THEN
187 --clk_25_int <= NOT clk_25_int;
214 --clk_25_int <= NOT clk_25_int;
188 clk_25 <= NOT clk_25;
215 clk_25 <= NOT clk_25;
189 END IF;
216 END IF;
190 END PROCESS;
217 END PROCESS;
191 --clk_pad_25 : clkint port map (A => clk_25_int, Y => clk_25 );
218 --clk_pad_25 : clkint port map (A => clk_25_int, Y => clk_25 );
192
219
193 PROCESS(clk49_152MHz)
220 PROCESS(clk49_152MHz)
194 BEGIN
221 BEGIN
195 IF clk49_152MHz'EVENT AND clk49_152MHz = '1' THEN
222 IF clk49_152MHz'EVENT AND clk49_152MHz = '1' THEN
196 clk_24 <= NOT clk_24;
223 clk_24 <= NOT clk_24;
197 END IF;
224 END IF;
198 END PROCESS;
225 END PROCESS;
199
226
200 -----------------------------------------------------------------------------
227 -----------------------------------------------------------------------------
201 --
228 --
202 leon3_soc_1 : leon3_soc
229 leon3_soc_1 : leon3_soc
203 GENERIC MAP (
230 GENERIC MAP (
204 fabtech => apa3e,
231 fabtech => apa3e,
205 memtech => apa3e,
232 memtech => apa3e,
206 padtech => inferred,
233 padtech => inferred,
207 clktech => inferred,
234 clktech => inferred,
208 disas => 0,
235 disas => 0,
209 dbguart => 0,
236 dbguart => 0,
210 pclow => 2,
237 pclow => 2,
211 clk_freq => 25000,
238 clk_freq => 25000,
212 IS_RADHARD => 0,
239 IS_RADHARD => 0,
213 NB_CPU => 1,
240 NB_CPU => 1,
214 ENABLE_FPU => 1,
241 ENABLE_FPU => 1,
215 FPU_NETLIST => 0,
242 FPU_NETLIST => 0,
216 ENABLE_DSU => 1,
243 ENABLE_DSU => 1,
217 ENABLE_AHB_UART => 1,
244 ENABLE_AHB_UART => 1,
218 ENABLE_APB_UART => 1,
245 ENABLE_APB_UART => 1,
219 ENABLE_IRQMP => 1,
246 ENABLE_IRQMP => 1,
220 ENABLE_GPT => 1,
247 ENABLE_GPT => 1,
221 NB_AHB_MASTER => NB_AHB_MASTER,
248 NB_AHB_MASTER => NB_AHB_MASTER,
222 NB_AHB_SLAVE => NB_AHB_SLAVE,
249 NB_AHB_SLAVE => NB_AHB_SLAVE,
223 NB_APB_SLAVE => NB_APB_SLAVE,
250 NB_APB_SLAVE => NB_APB_SLAVE,
224 ADDRESS_SIZE => 19,
251 ADDRESS_SIZE => 19,
225 USES_IAP_MEMCTRLR => 1,
252 USES_IAP_MEMCTRLR => 1,
226 BYPASS_EDAC_MEMCTRLR => '0',
253 BYPASS_EDAC_MEMCTRLR => '0',
227 SRBANKSZ => 8)
254 SRBANKSZ => 8)
228 PORT MAP (
255 PORT MAP (
229 clk => clk_25,
256 clk => clk_25,
230 reset => rstn_25,
257 reset => rstn_25,
231 errorn => OPEN,
258 errorn => OPEN,
232
259
233 ahbrxd => TAG1,
260 ahbrxd => TAG1,
234 ahbtxd => TAG3,
261 ahbtxd => TAG3,
235 urxd1 => TAG2,
262 urxd1 => TAG2,
236 utxd1 => TAG4,
263 utxd1 => TAG4,
237
264
238 address => address,
265 address => address,
239 data => data,
266 data => data,
240 nSRAM_BE0 => OPEN,
267 nSRAM_BE0 => OPEN,
241 nSRAM_BE1 => OPEN,
268 nSRAM_BE1 => OPEN,
242 nSRAM_BE2 => OPEN,
269 nSRAM_BE2 => OPEN,
243 nSRAM_BE3 => OPEN,
270 nSRAM_BE3 => OPEN,
244 nSRAM_WE => nSRAM_W,
271 nSRAM_WE => nSRAM_W,
245 nSRAM_CE => nSRAM_CE,
272 nSRAM_CE => nSRAM_CE,
246 nSRAM_OE => nSRAM_G,
273 nSRAM_OE => nSRAM_G,
247 nSRAM_READY => nSRAM_BUSY,
274 nSRAM_READY => nSRAM_BUSY,
248 SRAM_MBE => nSRAM_MBE,
275 SRAM_MBE => nSRAM_MBE,
249
276
250 apbi_ext => apbi_ext,
277 apbi_ext => apbi_ext,
251 apbo_ext => apbo_ext,
278 apbo_ext => apbo_ext,
252 ahbi_s_ext => ahbi_s_ext,
279 ahbi_s_ext => ahbi_s_ext,
253 ahbo_s_ext => ahbo_s_ext,
280 ahbo_s_ext => ahbo_s_ext,
254 ahbi_m_ext => ahbi_m_ext,
281 ahbi_m_ext => ahbi_m_ext,
255 ahbo_m_ext => ahbo_m_ext);
282 ahbo_m_ext => ahbo_m_ext);
256
283
257
284
258 nSRAM_E1 <= nSRAM_CE(0);
285 nSRAM_E1 <= nSRAM_CE(0);
259 nSRAM_E2 <= nSRAM_CE(1);
286 nSRAM_E2 <= nSRAM_CE(1);
260
287
261 -------------------------------------------------------------------------------
288 -------------------------------------------------------------------------------
262 -- APB_LFR_TIME_MANAGEMENT ----------------------------------------------------
289 -- APB_LFR_TIME_MANAGEMENT ----------------------------------------------------
263 -------------------------------------------------------------------------------
290 -------------------------------------------------------------------------------
264 apb_lfr_management_1 : apb_lfr_management
291 apb_lfr_management_1 : apb_lfr_management
265 GENERIC MAP (
292 GENERIC MAP (
266 tech => apa3l,
293 tech => apa3l,
267 pindex => 6,
294 pindex => 6,
268 paddr => 6,
295 paddr => 6,
269 pmask => 16#fff#,
296 pmask => 16#fff#,
270 --FIRST_DIVISION => 374, -- ((49.152/2) /2^16) - 1 = 375 - 1 = 374
297 --FIRST_DIVISION => 374, -- ((49.152/2) /2^16) - 1 = 375 - 1 = 374
271 NB_SECOND_DESYNC => 60) -- 60 secondes of desynchronization before CoarseTime's MSB is Set
298 NB_SECOND_DESYNC => 60) -- 60 secondes of desynchronization before CoarseTime's MSB is Set
272 PORT MAP (
299 PORT MAP (
273 clk25MHz => clk_25,
300 clk25MHz => clk_25,
274 resetn_25MHz => rstn_25, -- TODO
301 resetn_25MHz => rstn_25, -- TODO
275 --clk24_576MHz => clk_24, -- 49.152MHz/2
302 --clk24_576MHz => clk_24, -- 49.152MHz/2
276 --resetn_24_576MHz => rstn_24, -- TODO
303 --resetn_24_576MHz => rstn_24, -- TODO
277
304
278 grspw_tick => swno.tickout,
305 grspw_tick => swno.tickout,
279 apbi => apbi_ext,
306 apbi => apbi_ext,
280 apbo => apbo_ext(6),
307 apbo => apbo_ext(6),
281
308
282 HK_sample => sample_s(8),
309 HK_sample => sample_s(8),
283 HK_val => sample_val,
310 HK_val => sample_val,
284 HK_sel => HK_SEL,
311 HK_sel => HK_SEL,
285
312
286 DAC_SDO => DAC_SDO,
313 DAC_SDO => DAC_SDO,
287 DAC_SCK => DAC_SCK,
314 DAC_SCK => DAC_SCK,
288 DAC_SYNC => DAC_SYNC,
315 DAC_SYNC => DAC_SYNC,
289 DAC_CAL_EN => DAC_CAL_EN,
316 DAC_CAL_EN => DAC_CAL_EN,
290
317
291 coarse_time => coarse_time,
318 coarse_time => coarse_time,
292 fine_time => fine_time,
319 fine_time => fine_time,
293 LFR_soft_rstn => LFR_soft_rstn
320 LFR_soft_rstn => LFR_soft_rstn
294 );
321 );
295
322
296 -----------------------------------------------------------------------
323 -----------------------------------------------------------------------
297 --- SpaceWire --------------------------------------------------------
324 --- SpaceWire --------------------------------------------------------
298 -----------------------------------------------------------------------
325 -----------------------------------------------------------------------
299
326
300 ------------------------------------------------------------------------------
327 ------------------------------------------------------------------------------
301 -- \/\/\/\/ TODO : spacewire enable should be controled by the SPW IP \/\/\/\/
328 -- \/\/\/\/ TODO : spacewire enable should be controled by the SPW IP \/\/\/\/
302 ------------------------------------------------------------------------------
329 ------------------------------------------------------------------------------
303 spw1_en <= '1';
330 spw1_en <= '1';
304 spw2_en <= '1';
331 spw2_en <= '1';
305 ------------------------------------------------------------------------------
332 ------------------------------------------------------------------------------
306 -- /\/\/\/\ --------------------------------------------------------- /\/\/\/\
333 -- /\/\/\/\ --------------------------------------------------------- /\/\/\/\
307 ------------------------------------------------------------------------------
334 ------------------------------------------------------------------------------
308
335
309 --spw_clk <= clk50MHz;
336 --spw_clk <= clk50MHz;
310 --spw_rxtxclk <= spw_clk;
337 --spw_rxtxclk <= spw_clk;
311 --spw_rxclkn <= NOT spw_rxtxclk;
338 --spw_rxclkn <= NOT spw_rxtxclk;
312
339
313 -- PADS for SPW1
340 -- PADS for SPW1
314 spw1_rxd_pad : inpad GENERIC MAP (tech => inferred)
341 spw1_rxd_pad : inpad GENERIC MAP (tech => inferred)
315 PORT MAP (spw1_din, dtmp(0));
342 PORT MAP (spw1_din, dtmp(0));
316 spw1_rxs_pad : inpad GENERIC MAP (tech => inferred)
343 spw1_rxs_pad : inpad GENERIC MAP (tech => inferred)
317 PORT MAP (spw1_sin, stmp(0));
344 PORT MAP (spw1_sin, stmp(0));
318 spw1_txd_pad : outpad GENERIC MAP (tech => inferred)
345 spw1_txd_pad : outpad GENERIC MAP (tech => inferred)
319 PORT MAP (spw1_dout, swno.d(0));
346 PORT MAP (spw1_dout, swno.d(0));
320 spw1_txs_pad : outpad GENERIC MAP (tech => inferred)
347 spw1_txs_pad : outpad GENERIC MAP (tech => inferred)
321 PORT MAP (spw1_sout, swno.s(0));
348 PORT MAP (spw1_sout, swno.s(0));
322 -- PADS FOR SPW2
349 -- PADS FOR SPW2
323 spw2_rxd_pad : inpad GENERIC MAP (tech => inferred) -- bad naming of the MINI-LFR /!\
350 spw2_rxd_pad : inpad GENERIC MAP (tech => inferred) -- bad naming of the MINI-LFR /!\
324 PORT MAP (spw2_din, dtmp(1));
351 PORT MAP (spw2_din, dtmp(1));
325 spw2_rxs_pad : inpad GENERIC MAP (tech => inferred) -- bad naming of the MINI-LFR /!\
352 spw2_rxs_pad : inpad GENERIC MAP (tech => inferred) -- bad naming of the MINI-LFR /!\
326 PORT MAP (spw2_sin, stmp(1));
353 PORT MAP (spw2_sin, stmp(1));
327 spw2_txd_pad : outpad GENERIC MAP (tech => inferred)
354 spw2_txd_pad : outpad GENERIC MAP (tech => inferred)
328 PORT MAP (spw2_dout, swno.d(1));
355 PORT MAP (spw2_dout, swno.d(1));
329 spw2_txs_pad : outpad GENERIC MAP (tech => inferred)
356 spw2_txs_pad : outpad GENERIC MAP (tech => inferred)
330 PORT MAP (spw2_sout, swno.s(1));
357 PORT MAP (spw2_sout, swno.s(1));
331
358
332 -- GRSPW PHY
359 -- GRSPW PHY
333 --spw1_input: if CFG_SPW_GRSPW = 1 generate
360 --spw1_input: if CFG_SPW_GRSPW = 1 generate
334 spw_inputloop : FOR j IN 0 TO 1 GENERATE
361 spw_inputloop : FOR j IN 0 TO 1 GENERATE
335 spw_phy0 : grspw_phy
362 spw_phy0 : grspw_phy
336 GENERIC MAP(
363 GENERIC MAP(
337 tech => apa3l,
364 tech => apa3l,
338 rxclkbuftype => 1,
365 rxclkbuftype => 1,
339 scantest => 0)
366 scantest => 0)
340 PORT MAP(
367 PORT MAP(
341 rxrst => swno.rxrst,
368 rxrst => swno.rxrst,
342 di => dtmp(j),
369 di => dtmp(j),
343 si => stmp(j),
370 si => stmp(j),
344 rxclko => spw_rxclk(j),
371 rxclko => spw_rxclk(j),
345 do => swni.d(j),
372 do => swni.d(j),
346 ndo => swni.nd(j*5+4 DOWNTO j*5),
373 ndo => swni.nd(j*5+4 DOWNTO j*5),
347 dconnect => swni.dconnect(j*2+1 DOWNTO j*2));
374 dconnect => swni.dconnect(j*2+1 DOWNTO j*2));
348 END GENERATE spw_inputloop;
375 END GENERATE spw_inputloop;
349
376
350 -- SPW core
377 -- SPW core
351 sw0 : grspwm GENERIC MAP(
378 sw0 : grspwm GENERIC MAP(
352 tech => apa3l,
379 tech => apa3l,
353 hindex => 1,
380 hindex => 1,
354 pindex => 5,
381 pindex => 5,
355 paddr => 5,
382 paddr => 5,
356 pirq => 11,
383 pirq => 11,
357 sysfreq => 25000, -- CPU_FREQ
384 sysfreq => 25000, -- CPU_FREQ
358 rmap => 1,
385 rmap => 1,
359 rmapcrc => 1,
386 rmapcrc => 1,
360 fifosize1 => 16,
387 fifosize1 => 16,
361 fifosize2 => 16,
388 fifosize2 => 16,
362 rxclkbuftype => 1,
389 rxclkbuftype => 1,
363 rxunaligned => 0,
390 rxunaligned => 0,
364 rmapbufs => 4,
391 rmapbufs => 4,
365 ft => 0,
392 ft => 0,
366 netlist => 0,
393 netlist => 0,
367 ports => 2,
394 ports => 2,
368 --dmachan => CFG_SPW_DMACHAN, -- not used byt the spw core 1
395 --dmachan => CFG_SPW_DMACHAN, -- not used byt the spw core 1
369 memtech => apa3l,
396 memtech => apa3l,
370 destkey => 2,
397 destkey => 2,
371 spwcore => 1
398 spwcore => 1
372 --input_type => CFG_SPW_INPUT, -- not used byt the spw core 1
399 --input_type => CFG_SPW_INPUT, -- not used byt the spw core 1
373 --output_type => CFG_SPW_OUTPUT, -- not used byt the spw core 1
400 --output_type => CFG_SPW_OUTPUT, -- not used byt the spw core 1
374 --rxtx_sameclk => CFG_SPW_RTSAME -- not used byt the spw core 1
401 --rxtx_sameclk => CFG_SPW_RTSAME -- not used byt the spw core 1
375 )
402 )
376 PORT MAP(rstn_25, clk_25, spw_rxclk(0),
403 PORT MAP(rstn_25, clk_25, spw_rxclk(0),
377 spw_rxclk(1),
404 spw_rxclk(1),
378 clk50MHz_int,
405 clk50MHz_int,
379 clk50MHz_int,
406 clk50MHz_int,
380 -- spw_rxtxclk, spw_rxtxclk, spw_rxtxclk, spw_rxtxclk,
407 -- spw_rxtxclk, spw_rxtxclk, spw_rxtxclk, spw_rxtxclk,
381 ahbi_m_ext, ahbo_m_ext(1), apbi_ext, apbo_ext(5),
408 ahbi_m_ext, ahbo_m_ext(1), apbi_ext, apbo_ext(5),
382 swni, swno);
409 swni, swno);
383
410
384 swni.tickin <= '0';
411 swni.tickin <= '0';
385 swni.rmapen <= '1';
412 swni.rmapen <= '1';
386 swni.clkdiv10 <= "00000100"; -- 50 MHz / (4 + 1) = 10 MHz
413 swni.clkdiv10 <= "00000100"; -- 50 MHz / (4 + 1) = 10 MHz
387 swni.tickinraw <= '0';
414 swni.tickinraw <= '0';
388 swni.timein <= (OTHERS => '0');
415 swni.timein <= (OTHERS => '0');
389 swni.dcrstval <= (OTHERS => '0');
416 swni.dcrstval <= (OTHERS => '0');
390 swni.timerrstval <= (OTHERS => '0');
417 swni.timerrstval <= (OTHERS => '0');
391
418
392 -------------------------------------------------------------------------------
419 -------------------------------------------------------------------------------
393 -- LFR ------------------------------------------------------------------------
420 -- LFR ------------------------------------------------------------------------
394 -------------------------------------------------------------------------------
421 -------------------------------------------------------------------------------
395 LFR_rstn <= LFR_soft_rstn AND rstn_25;
422 LFR_rstn <= LFR_soft_rstn AND rstn_25;
396
423
397 lpp_lfr_1 : lpp_lfr
424 lpp_lfr_1 : lpp_lfr
398 GENERIC MAP (
425 GENERIC MAP (
399 Mem_use => Mem_use,
426 Mem_use => Mem_use,
400 nb_data_by_buffer_size => 32,
427 nb_data_by_buffer_size => 32,
401 --nb_word_by_buffer_size => 30,
428 --nb_word_by_buffer_size => 30,
402 nb_snapshot_param_size => 32,
429 nb_snapshot_param_size => 32,
403 delta_vector_size => 32,
430 delta_vector_size => 32,
404 delta_vector_size_f0_2 => 7, -- log2(96)
431 delta_vector_size_f0_2 => 7, -- log2(96)
405 pindex => 15,
432 pindex => 15,
406 paddr => 15,
433 paddr => 15,
407 pmask => 16#fff#,
434 pmask => 16#fff#,
408 pirq_ms => 6,
435 pirq_ms => 6,
409 pirq_wfp => 14,
436 pirq_wfp => 14,
410 hindex => 2,
437 hindex => 2,
411 top_lfr_version => X"020147") -- aa.bb.cc version
438 top_lfr_version => X"020147") -- aa.bb.cc version
412 -- AA : BOARD NUMBER
439 -- AA : BOARD NUMBER
413 -- 0 => MINI_LFR
440 -- 0 => MINI_LFR
414 -- 1 => EM
441 -- 1 => EM
415 -- 2 => EQM (with A3PE3000)
442 -- 2 => EQM (with A3PE3000)
416 PORT MAP (
443 PORT MAP (
417 clk => clk_25,
444 clk => clk_25,
418 rstn => LFR_rstn,
445 rstn => LFR_rstn,
419 sample_B => sample_s(2 DOWNTO 0),
446 sample_B => sample_s(2 DOWNTO 0),
420 sample_E => sample_s(7 DOWNTO 3),
447 sample_E => sample_s(7 DOWNTO 3),
421 sample_val => sample_val,
448 sample_val => sample_val,
422 apbi => apbi_ext,
449 apbi => apbi_ext,
423 apbo => apbo_ext(15),
450 apbo => apbo_ext(15),
424 ahbi => ahbi_m_ext,
451 ahbi => ahbi_m_ext,
425 ahbo => ahbo_m_ext(2),
452 ahbo => ahbo_m_ext(2),
426 coarse_time => coarse_time,
453 coarse_time => coarse_time,
427 fine_time => fine_time,
454 fine_time => fine_time,
428 data_shaping_BW => bias_fail_sw,
455 data_shaping_BW => bias_fail_sw,
429 debug_vector => OPEN,
456 debug_vector => OPEN,
430 debug_vector_ms => OPEN); --,
457 debug_vector_ms => OPEN); --,
431 --observation_vector_0 => OPEN,
458 --observation_vector_0 => OPEN,
432 --observation_vector_1 => OPEN,
459 --observation_vector_1 => OPEN,
433 --observation_reg => observation_reg);
460 --observation_reg => observation_reg);
434
461
435
462
436 all_sample : FOR I IN 7 DOWNTO 0 GENERATE
463 all_sample : FOR I IN 7 DOWNTO 0 GENERATE
437 sample_s(I) <= sample(I) & '0' & '0';
464 sample_s(I) <= sample(I) & '0' & '0';
438 END GENERATE all_sample;
465 END GENERATE all_sample;
439 sample_s(8) <= sample(8)(13) & sample(8)(13) & sample(8);
466 sample_s(8) <= sample(8)(13) & sample(8)(13) & sample(8);
440
467
441 -----------------------------------------------------------------------------
468 -----------------------------------------------------------------------------
442 --
469 --
443 -----------------------------------------------------------------------------
470 -----------------------------------------------------------------------------
444 top_ad_conv_RHF1401_withFilter_1 : top_ad_conv_RHF1401_withFilter
471 top_ad_conv_RHF1401_withFilter_1 : top_ad_conv_RHF1401_withFilter
445 GENERIC MAP (
472 GENERIC MAP (
446 ChanelCount => 9,
473 ChanelCount => 9,
447 ncycle_cnv_high => 13,
474 ncycle_cnv_high => 13,
448 ncycle_cnv => 25,
475 ncycle_cnv => 25,
449 FILTER_ENABLED => 16#FF#)
476 FILTER_ENABLED => 16#FF#)
450 PORT MAP (
477 PORT MAP (
451 cnv_clk => clk_24,
478 cnv_clk => clk_24,
452 cnv_rstn => rstn_24,
479 cnv_rstn => rstn_24,
453 cnv => ADC_smpclk_s,
480 cnv => ADC_smpclk_s,
454 clk => clk_25,
481 clk => clk_25,
455 rstn => rstn_25,
482 rstn => rstn_25,
456 ADC_data => ADC_data,
483 ADC_data => ADC_data,
457 ADC_nOE => ADC_OEB_bar_CH_s,
484 ADC_nOE => ADC_OEB_bar_CH_s,
458 sample => sample,
485 sample => sample,
459 sample_val => sample_val);
486 sample_val => sample_val);
460
487
461 ADC_OEB_bar_CH <= ADC_OEB_bar_CH_s(7 DOWNTO 0);
488 ADC_OEB_bar_CH <= ADC_OEB_bar_CH_s(7 DOWNTO 0);
462
489
463 ADC_smpclk <= ADC_smpclk_s;
490 ADC_smpclk <= ADC_smpclk_s;
464 HK_smpclk <= ADC_smpclk_s;
491 HK_smpclk <= ADC_smpclk_s;
465
492
466 TAG8 <= nSRAM_BUSY;
493 TAG8 <= nSRAM_BUSY;
467
494
468 -----------------------------------------------------------------------------
495 -----------------------------------------------------------------------------
469 -- HK
496 -- HK
470 -----------------------------------------------------------------------------
497 -----------------------------------------------------------------------------
471 ADC_OEB_bar_HK <= ADC_OEB_bar_CH_s(8);
498 ADC_OEB_bar_HK <= ADC_OEB_bar_CH_s(8);
472
499
473 -----------------------------------------------------------------------------
500 -----------------------------------------------------------------------------
474 --
501 --
475 -----------------------------------------------------------------------------
502 -----------------------------------------------------------------------------
476 inst_bootloader: IF USE_BOOTLOADER = 1 GENERATE
503 inst_bootloader: IF USE_BOOTLOADER = 1 GENERATE
477 lpp_bootloader_1: lpp_bootloader
504 lpp_bootloader_1: lpp_bootloader
478 GENERIC MAP (
505 GENERIC MAP (
479 pindex => 13,
506 pindex => 13,
480 paddr => 13,
507 paddr => 13,
481 pmask => 16#fff#,
508 pmask => 16#fff#,
482 hindex => 3,
509 hindex => 3,
483 haddr => 0,
510 haddr => 0,
484 hmask => 16#fff#)
511 hmask => 16#fff#)
485 PORT MAP (
512 PORT MAP (
486 HCLK => clk_25,
513 HCLK => clk_25,
487 HRESETn => rstn_25,
514 HRESETn => rstn_25,
488 apbi => apbi_ext,
515 apbi => apbi_ext,
489 apbo => apbo_ext(13),
516 apbo => apbo_ext(13),
490 ahbsi => ahbi_s_ext,
517 ahbsi => ahbi_s_ext,
491 ahbso => ahbo_s_ext(3));
518 ahbso => ahbo_s_ext(3));
492 END GENERATE inst_bootloader;
519 END GENERATE inst_bootloader;
493 END beh;
520 END beh;
General Comments 0
You need to be logged in to leave comments. Login now