| @@ -0,0 +1,30 | |||
|
|
1 | # Top Level Design Parameters | |
|
|
2 | ||
|
|
3 | # Clocks | |
|
|
4 | ||
|
|
5 | create_clock -period 20.000000 -waveform {0.000000 10.000000} clk50MHz | |
|
|
6 | #create_clock -period 20.344999 -waveform {0.000000 10.172500} clk49_152MHz | |
|
|
7 | #create_clock -period 40.000000 -waveform {0.000000 20.000000} clk_25_int:Q | |
|
|
8 | #create_clock -period 40.690000 -waveform {0.000000 20.345100} clk_24:Q | |
|
|
9 | create_clock -name SPW_CLOCK -period 100.000000 -waveform {0.000000 50.000000} {spw1_din spw1_sin spw2_din spw2_sin} | |
|
|
10 | ||
|
|
11 | ||
|
|
12 | # False Paths Between Clocks | |
|
|
13 | ||
|
|
14 | ||
|
|
15 | # False Path Constraints | |
|
|
16 | ||
|
|
17 | ||
|
|
18 | # Maximum Delay Constraints | |
|
|
19 | ||
|
|
20 | ||
|
|
21 | # Multicycle Constraints | |
|
|
22 | ||
|
|
23 | ||
|
|
24 | # Virtual Clocks | |
|
|
25 | # Output Load Constraints | |
|
|
26 | # Driving Cell Constraints | |
|
|
27 | # Wire Loads | |
|
|
28 | # set_wire_load_mode top | |
|
|
29 | ||
|
|
30 | # Other Constraints | |
General Comments 0
You need to be logged in to leave comments.
Login now