Commit message Age Author Refs
r688:c0c43c9d60f1
Added lfr_output_save module in lpp_sim lib : this module permits to write in file all evolution of the analog LFR's output during a simulation Added test Test_DAC_to_File : an implementation example of lfr_output_save module.
pellion
0
r687:88431f3070cd
Renamed the SPW_Light test directory from Validation_SPW_light to Test_SPW_Light. Added Test ADC RHF1401
pellion
0
r686:ea8efb0bdfd4
For simulation : Added spw-light->[TO]->txt-file and txt-file->[TO]->spw-light module Added test of those 2 IP with the spw-light
pellion
0
r685:17d0356c0267
Fixed top LFR-FM for simulation.
Jean-christophe Pellion
0
r684:f4b71d81044a
Simu MINI-LFR testbench WIP
Jean-christophe Pellion
0
r683:892a270271d8
Added missing opencores files.
0
r682:c53e1b6b3045
Few fixes. Whole LFR simulation WIP.
0
r681:9d85f9f8f05a
MiniSpartan6: added ftdi chip config to switch between UART and Async FIFO. added few WIP designs with either spwlight core, FIFO_deom IP... Libs: added SpaceWire Light IP (Works really well!) started design of ahb_ftdi_fifo -> same protocol than AHBUART but over FTDI's Async FIFO interface. This might lead to much faster transfers UP to 12MB/s.
0
r680:45edea4f35b8
added re-run option to LFR filter random ram init test.
Jean-christophe Pellion
0
r679:04a44bf50f11
Étiquette broken_iir_ram_simu ajoutée à la révision 98208521c583
Jean-christophe Pellion
0
< 1 2 3 4 5 6 7 .. 69 >