|
|
LIBRARY IEEE;
|
|
|
USE IEEE.STD_LOGIC_1164.ALL;
|
|
|
USE IEEE.NUMERIC_STD.ALL;
|
|
|
|
|
|
LIBRARY lpp;
|
|
|
USE lpp.general_purpose.ALL;
|
|
|
USE lpp.lpp_lfr_management.ALL;
|
|
|
|
|
|
ENTITY fine_time_counter IS
|
|
|
|
|
|
GENERIC (
|
|
|
WAITING_TIME : STD_LOGIC_VECTOR(15 DOWNTO 0) := X"0040"
|
|
|
);
|
|
|
|
|
|
PORT (
|
|
|
clk : IN STD_LOGIC;
|
|
|
rstn : IN STD_LOGIC;
|
|
|
--
|
|
|
tick : IN STD_LOGIC;
|
|
|
fsm_transition : IN STD_LOGIC;
|
|
|
|
|
|
FT_max : OUT STD_LOGIC;
|
|
|
FT_half : OUT STD_LOGIC;
|
|
|
FT_wait : OUT STD_LOGIC;
|
|
|
fine_time : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
|
|
|
fine_time_new : OUT STD_LOGIC;
|
|
|
|
|
|
ft_counter_low : out STD_LOGIC_VECTOR( 8 downto 0);
|
|
|
ft_counter_low_max_value : out STD_LOGIC_VECTOR( 1 downto 0);
|
|
|
ft_counter : out STD_LOGIC_VECTOR(15 downto 0)
|
|
|
);
|
|
|
|
|
|
END fine_time_counter;
|
|
|
|
|
|
ARCHITECTURE beh OF fine_time_counter IS
|
|
|
|
|
|
SIGNAL new_ft_counter : STD_LOGIC_VECTOR(8 DOWNTO 0);
|
|
|
SIGNAL new_ft : STD_LOGIC;
|
|
|
SIGNAL fine_time_counter : STD_LOGIC_VECTOR(15 DOWNTO 0);
|
|
|
|
|
|
SIGNAL fine_time_max_value : STD_LOGIC_VECTOR(8 DOWNTO 0);
|
|
|
SIGNAL tick_value_gen : STD_LOGIC;
|
|
|
SIGNAL FT_max_s : STD_LOGIC;
|
|
|
|
|
|
SIGNAL ft_counter_low_max_value_s : STD_LOGIC_VECTOR( 1 downto 0);
|
|
|
|
|
|
BEGIN -- beh
|
|
|
|
|
|
tick_value_gen <= tick OR FT_max_s;
|
|
|
|
|
|
fine_time_max_value_gen_1: fine_time_max_value_gen
|
|
|
PORT MAP (
|
|
|
clk => clk,
|
|
|
rstn => rstn,
|
|
|
tick => tick_value_gen,
|
|
|
fine_time_add => new_ft,
|
|
|
fine_time_max_value => fine_time_max_value);
|
|
|
|
|
|
counter_1 : general_counter
|
|
|
GENERIC MAP (
|
|
|
CYCLIC => '1',
|
|
|
NB_BITS_COUNTER => 9,
|
|
|
RST_VALUE => 0
|
|
|
)
|
|
|
PORT MAP (
|
|
|
clk => clk,
|
|
|
rstn => rstn,
|
|
|
MAX_VALUE => fine_time_max_value,
|
|
|
set => tick,
|
|
|
set_value => (OTHERS => '0'),
|
|
|
add1 => '1',
|
|
|
counter => new_ft_counter);
|
|
|
|
|
|
new_ft <= '1' WHEN new_ft_counter = fine_time_max_value ELSE '0';
|
|
|
|
|
|
counter_2 : general_counter
|
|
|
GENERIC MAP (
|
|
|
CYCLIC => '1',
|
|
|
NB_BITS_COUNTER => 16,
|
|
|
RST_VALUE => 0
|
|
|
)
|
|
|
PORT MAP (
|
|
|
clk => clk,
|
|
|
rstn => rstn,
|
|
|
MAX_VALUE => X"FFFF",
|
|
|
set => tick,
|
|
|
set_value => (OTHERS => '0'),
|
|
|
add1 => new_ft,
|
|
|
counter => fine_time_counter);
|
|
|
|
|
|
FT_max_s <= '1' WHEN new_ft = '1' AND fine_time_counter = X"FFFF" ELSE '0';
|
|
|
|
|
|
FT_max <= FT_max_s;
|
|
|
FT_half <= '1' WHEN fine_time_counter > X"7FFF" ELSE '0';
|
|
|
FT_wait <= '1' WHEN fine_time_counter > WAITING_TIME ELSE '0';
|
|
|
|
|
|
fine_time <= X"FFFF" WHEN fsm_transition = '1' ELSE fine_time_counter;
|
|
|
|
|
|
PROCESS (clk, rstn)
|
|
|
BEGIN -- PROCESS
|
|
|
IF rstn = '0' THEN -- asynchronous reset (active low)
|
|
|
fine_time_new <= '0';
|
|
|
ELSIF clk'EVENT AND clk = '1' THEN -- rising clock edge
|
|
|
IF (new_ft = '1' AND fsm_transition = '0') OR tick = '1' THEN
|
|
|
fine_time_new <= '1';
|
|
|
ELSE
|
|
|
fine_time_new <= '0';
|
|
|
END IF;
|
|
|
END IF;
|
|
|
END PROCESS;
|
|
|
|
|
|
ft_counter_low_max_value_s <= "00" when fine_time_max_value = STD_LOGIC_VECTOR(to_unsigned(379,9)) else
|
|
|
"01" when fine_time_max_value = STD_LOGIC_VECTOR(to_unsigned(380,9)) else
|
|
|
"10";-- when fine_time_max_value = STD_LOGIC_VECTOR(to_unsigned(381,9))
|
|
|
|
|
|
process (clk, rstn) is
|
|
|
begin -- process
|
|
|
if rstn = '0' then -- asynchronous reset (active low)
|
|
|
ft_counter_low <= (others => '0');
|
|
|
ft_counter_low_max_value <= (others => '0');
|
|
|
ft_counter <= (others => '0');
|
|
|
elsif clk'event and clk = '1' then -- rising clock edge
|
|
|
if tick = '1' then
|
|
|
ft_counter_low <= new_ft_counter;
|
|
|
ft_counter_low_max_value <= ft_counter_low_max_value_s;
|
|
|
ft_counter <= fine_time_counter;
|
|
|
end if;
|
|
|
end if;
|
|
|
end process;
|
|
|
|
|
|
END beh;
|
|
|
|
