##// END OF EJS Templates
update test design Validation_CIC_LFR (and lib\lpp\chirp simulation IP)
update test design Validation_CIC_LFR (and lib\lpp\chirp simulation IP)

File last commit:

r543:cacd7252f42c JC
r634:b5a2eca6bf42 simu_with_Leon3
Show More
run_with_head_reg_lantency_1.do
9 lines | 132 B | text/x-stata | StataLexer
vcom -quiet -93 -work work tb_with_head_reg_latency_1.vhd
vsim work.testbench
log -r *
do wave_head_reg_latency_1.do
run -all