|
|
-----------------------------------------------------------------------------
|
|
|
-- LEON3 Demonstration design
|
|
|
-- Copyright (C) 2004 Jiri Gaisler, Gaisler Research
|
|
|
--
|
|
|
-- This program is free software; you can redistribute it and/or modify
|
|
|
-- it under the terms of the GNU General Public License as published by
|
|
|
-- the Free Software Foundation; either version 2 of the License, or
|
|
|
-- (at your option) any later version.
|
|
|
--
|
|
|
-- This program is distributed in the hope that it will be useful,
|
|
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
-- GNU General Public License for more details.
|
|
|
--
|
|
|
-- You should have received a copy of the GNU General Public License
|
|
|
-- along with this program; if not, write to the Free Software
|
|
|
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
------------------------------------------------------------------------------
|
|
|
|
|
|
|
|
|
LIBRARY ieee;
|
|
|
USE ieee.std_logic_1164.ALL;
|
|
|
LIBRARY grlib;
|
|
|
USE grlib.amba.ALL;
|
|
|
USE grlib.stdlib.ALL;
|
|
|
LIBRARY techmap;
|
|
|
USE techmap.gencomp.ALL;
|
|
|
LIBRARY gaisler;
|
|
|
USE gaisler.memctrl.ALL;
|
|
|
USE gaisler.leon3.ALL;
|
|
|
USE gaisler.uart.ALL;
|
|
|
USE gaisler.misc.ALL;
|
|
|
USE gaisler.spacewire.ALL; -- PLE
|
|
|
LIBRARY esa;
|
|
|
USE esa.memoryctrl.ALL;
|
|
|
USE work.config.ALL;
|
|
|
LIBRARY lpp;
|
|
|
--use lpp.lpp_amba.all;
|
|
|
USE lpp.lpp_memory.ALL;
|
|
|
USE lpp.lpp_ad_conv.ALL;
|
|
|
USE lpp.lpp_top_lfr_pkg.ALL;
|
|
|
--use lpp.lpp_uart.all;
|
|
|
--use lpp.lpp_matrix.all;
|
|
|
--use lpp.lpp_delay.all;
|
|
|
--use lpp.lpp_fft.all;
|
|
|
--use lpp.fft_components.all;
|
|
|
use lpp.iir_filter.all;
|
|
|
USE lpp.general_purpose.ALL;
|
|
|
--use lpp.Filtercfg.all;
|
|
|
USE lpp.lpp_lfr_time_management.ALL; -- PLE
|
|
|
--use lpp.lpp_lfr_spectral_matrices_DMA.all; -- PLE
|
|
|
|
|
|
ENTITY leon3mp IS
|
|
|
GENERIC (
|
|
|
fabtech : INTEGER := CFG_FABTECH;
|
|
|
memtech : INTEGER := CFG_MEMTECH;
|
|
|
padtech : INTEGER := CFG_PADTECH;
|
|
|
clktech : INTEGER := CFG_CLKTECH;
|
|
|
disas : INTEGER := CFG_DISAS; -- Enable disassembly to console
|
|
|
dbguart : INTEGER := CFG_DUART; -- Print UART on console
|
|
|
pclow : INTEGER := CFG_PCLOW
|
|
|
);
|
|
|
PORT (
|
|
|
clk100MHz : IN STD_ULOGIC;
|
|
|
clk49_152MHz : IN STD_ULOGIC;
|
|
|
reset : IN STD_ULOGIC;
|
|
|
|
|
|
errorn : OUT STD_ULOGIC;
|
|
|
|
|
|
-- UART AHB ---------------------------------------------------------------
|
|
|
ahbrxd : IN STD_ULOGIC; -- DSU rx data
|
|
|
ahbtxd : OUT STD_ULOGIC; -- DSU tx data
|
|
|
|
|
|
-- UART APB ---------------------------------------------------------------
|
|
|
urxd1 : IN STD_ULOGIC; -- UART1 rx data
|
|
|
utxd1 : OUT STD_ULOGIC; -- UART1 tx data
|
|
|
|
|
|
-- RAM --------------------------------------------------------------------
|
|
|
address : OUT STD_LOGIC_VECTOR(19 DOWNTO 0);
|
|
|
data : INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
|
|
|
nSRAM_BE0 : OUT STD_LOGIC;
|
|
|
nSRAM_BE1 : OUT STD_LOGIC;
|
|
|
nSRAM_BE2 : OUT STD_LOGIC;
|
|
|
nSRAM_BE3 : OUT STD_LOGIC;
|
|
|
nSRAM_WE : OUT STD_LOGIC;
|
|
|
nSRAM_CE : OUT STD_LOGIC;
|
|
|
nSRAM_OE : OUT STD_LOGIC;
|
|
|
|
|
|
-- SPW --------------------------------------------------------------------
|
|
|
spw1_din : IN STD_LOGIC; -- PLE
|
|
|
spw1_sin : IN STD_LOGIC; -- PLE
|
|
|
spw1_dout : OUT STD_LOGIC; -- PLE
|
|
|
spw1_sout : OUT STD_LOGIC; -- PLE
|
|
|
|
|
|
spw2_din : IN STD_LOGIC; -- JCPE --TODO
|
|
|
spw2_sin : IN STD_LOGIC; -- JCPE --TODO
|
|
|
spw2_dout : OUT STD_LOGIC; -- JCPE --TODO
|
|
|
spw2_sout : OUT STD_LOGIC; -- JCPE --TODO
|
|
|
|
|
|
-- ADC --------------------------------------------------------------------
|
|
|
bias_fail_sw : OUT STD_LOGIC;
|
|
|
ADC_OEB_bar_CH : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
|
|
|
ADC_smpclk : OUT STD_LOGIC;
|
|
|
ADC_data : IN STD_LOGIC_VECTOR(13 DOWNTO 0);
|
|
|
|
|
|
---------------------------------------------------------------------------
|
|
|
led : OUT STD_LOGIC_VECTOR(2 DOWNTO 0)
|
|
|
);
|
|
|
END;
|
|
|
|
|
|
ARCHITECTURE Behavioral OF leon3mp IS
|
|
|
|
|
|
--constant maxahbmsp : integer := CFG_NCPU+CFG_AHB_UART+
|
|
|
-- CFG_GRETH+CFG_AHB_JTAG;
|
|
|
CONSTANT maxahbmsp : INTEGER := CFG_NCPU+
|
|
|
CFG_AHB_UART+
|
|
|
CFG_GRETH+
|
|
|
CFG_AHB_JTAG
|
|
|
+2; -- 1 is for the SpaceWire module grspw2, which is a master
|
|
|
CONSTANT maxahbm : INTEGER := maxahbmsp;
|
|
|
|
|
|
--Clk & Rst g�n�
|
|
|
SIGNAL vcc : STD_LOGIC_VECTOR(4 DOWNTO 0);
|
|
|
SIGNAL gnd : STD_LOGIC_VECTOR(4 DOWNTO 0);
|
|
|
SIGNAL resetnl : STD_ULOGIC;
|
|
|
SIGNAL clk2x : STD_ULOGIC;
|
|
|
SIGNAL lclk2x : STD_ULOGIC;
|
|
|
SIGNAL lclk25MHz : STD_ULOGIC;
|
|
|
SIGNAL lclk50MHz : STD_ULOGIC;
|
|
|
SIGNAL lclk100MHz : STD_ULOGIC;
|
|
|
SIGNAL clkm : STD_ULOGIC;
|
|
|
SIGNAL rstn : STD_ULOGIC;
|
|
|
SIGNAL rstraw : STD_ULOGIC;
|
|
|
SIGNAL pciclk : STD_ULOGIC;
|
|
|
SIGNAL sdclkl : STD_ULOGIC;
|
|
|
SIGNAL cgi : clkgen_in_type;
|
|
|
SIGNAL cgo : clkgen_out_type;
|
|
|
--- AHB / APB
|
|
|
SIGNAL apbi : apb_slv_in_type;
|
|
|
SIGNAL apbo : apb_slv_out_vector := (OTHERS => apb_none);
|
|
|
SIGNAL ahbsi : ahb_slv_in_type;
|
|
|
SIGNAL ahbso : ahb_slv_out_vector := (OTHERS => ahbs_none);
|
|
|
SIGNAL ahbmi : ahb_mst_in_type;
|
|
|
SIGNAL ahbmo : ahb_mst_out_vector := (OTHERS => ahbm_none);
|
|
|
--UART
|
|
|
SIGNAL ahbuarti : uart_in_type;
|
|
|
SIGNAL ahbuarto : uart_out_type;
|
|
|
SIGNAL apbuarti : uart_in_type;
|
|
|
SIGNAL apbuarto : uart_out_type;
|
|
|
--MEM CTRLR
|
|
|
SIGNAL memi : memory_in_type;
|
|
|
SIGNAL memo : memory_out_type;
|
|
|
SIGNAL wpo : wprot_out_type;
|
|
|
SIGNAL sdo : sdram_out_type;
|
|
|
SIGNAL ramcs : STD_ULOGIC;
|
|
|
--IRQ
|
|
|
SIGNAL irqi : irq_in_vector(0 TO CFG_NCPU-1);
|
|
|
SIGNAL irqo : irq_out_vector(0 TO CFG_NCPU-1);
|
|
|
--Timer
|
|
|
SIGNAL gpti : gptimer_in_type;
|
|
|
SIGNAL gpto : gptimer_out_type;
|
|
|
--GPIO
|
|
|
SIGNAL gpioi : gpio_in_type;
|
|
|
SIGNAL gpioo : gpio_out_type;
|
|
|
--DSU
|
|
|
SIGNAL dbgi : l3_debug_in_vector(0 TO CFG_NCPU-1);
|
|
|
SIGNAL dbgo : l3_debug_out_vector(0 TO CFG_NCPU-1);
|
|
|
SIGNAL dsui : dsu_in_type;
|
|
|
SIGNAL dsuo : dsu_out_type;
|
|
|
|
|
|
---------------------------------------------------------------------
|
|
|
--- AJOUT TEST ------------------------Signaux----------------------
|
|
|
---------------------------------------------------------------------
|
|
|
|
|
|
---------------------------------------------------------------------
|
|
|
CONSTANT IOAEN : INTEGER := CFG_CAN;
|
|
|
CONSTANT boardfreq : INTEGER := 25000; -- the board frequency (lclk) is 50 MHz
|
|
|
|
|
|
-- time management signal
|
|
|
SIGNAL coarse_time : STD_LOGIC_VECTOR(31 DOWNTO 0);
|
|
|
SIGNAL fine_time : STD_LOGIC_VECTOR(31 DOWNTO 0);
|
|
|
|
|
|
-- Spacewire signals
|
|
|
SIGNAL dtmp : STD_LOGIC_VECTOR(1 DOWNTO 0); -- PLE
|
|
|
SIGNAL stmp : STD_LOGIC_VECTOR(1 DOWNTO 0); -- PLE
|
|
|
SIGNAL spw_rxclk : STD_LOGIC_VECTOR(1 DOWNTO 0); -- PLE
|
|
|
signal spw_rxtxclk : std_ulogic;
|
|
|
signal spw_rxclkn : std_ulogic;
|
|
|
SIGNAL spw_clk : std_logic;
|
|
|
SIGNAL swni : grspw_in_type; -- PLE
|
|
|
SIGNAL swno : grspw_out_type; -- PLE
|
|
|
SIGNAL clkmn : STD_ULOGIC; -- PLE
|
|
|
SIGNAL txclk : STD_ULOGIC; -- PLE 2013 02 14
|
|
|
|
|
|
-- AD Converter RHF1401
|
|
|
SIGNAL sample : Samples14v(7 DOWNTO 0);
|
|
|
SIGNAL sample_val : STD_LOGIC;
|
|
|
-----------------------------------------------------------------------------
|
|
|
SIGNAL ADC_OEB_bar_CH_s : STD_LOGIC_VECTOR(7 DOWNTO 0);
|
|
|
|
|
|
BEGIN
|
|
|
|
|
|
|
|
|
----------------------------------------------------------------------
|
|
|
--- Reset and Clock generation -------------------------------------
|
|
|
----------------------------------------------------------------------
|
|
|
|
|
|
vcc <= (OTHERS => '1'); gnd <= (OTHERS => '0');
|
|
|
cgi.pllctrl <= "00"; cgi.pllrst <= rstraw;
|
|
|
|
|
|
rst0 : rstgen PORT MAP (reset, clkm, cgo.clklock, rstn, rstraw);
|
|
|
|
|
|
|
|
|
clk_pad : clkpad GENERIC MAP (tech => padtech) PORT MAP (clk100MHz, lclk100MHz);
|
|
|
|
|
|
clkgen0 : clkgen -- clock generator
|
|
|
GENERIC MAP (clktech, CFG_CLKMUL, CFG_CLKDIV, CFG_MCTRL_SDEN,
|
|
|
CFG_CLK_NOFB, 0, 0, 0, boardfreq, 0, 0, CFG_OCLKDIV)
|
|
|
PORT MAP (lclk25MHz, lclk25MHz, clkm, clkmn, clk2x, sdclkl, pciclk, cgi, cgo);
|
|
|
|
|
|
PROCESS(lclk100MHz)
|
|
|
BEGIN
|
|
|
IF lclk100MHz'EVENT AND lclk100MHz = '1' THEN
|
|
|
lclk50MHz <= NOT lclk50MHz;
|
|
|
END IF;
|
|
|
END PROCESS;
|
|
|
|
|
|
PROCESS(lclk50MHz)
|
|
|
BEGIN
|
|
|
IF lclk50MHz'EVENT AND lclk50MHz = '1' THEN
|
|
|
lclk25MHz <= NOT lclk25MHz;
|
|
|
END IF;
|
|
|
END PROCESS;
|
|
|
|
|
|
lclk2x <= lclk50MHz;
|
|
|
spw_clk <= lclk50MHz;
|
|
|
|
|
|
----------------------------------------------------------------------
|
|
|
--- LEON3 processor / DSU / IRQ ------------------------------------
|
|
|
----------------------------------------------------------------------
|
|
|
|
|
|
l3 : IF CFG_LEON3 = 1 GENERATE
|
|
|
cpu : FOR i IN 0 TO CFG_NCPU-1 GENERATE
|
|
|
u0 : leon3s -- LEON3 processor
|
|
|
GENERIC MAP (i, fabtech, memtech, CFG_NWIN, CFG_DSU, CFG_FPU, CFG_V8,
|
|
|
0, CFG_MAC, pclow, 0, CFG_NWP, CFG_ICEN, CFG_IREPL, CFG_ISETS, CFG_ILINE,
|
|
|
CFG_ISETSZ, CFG_ILOCK, CFG_DCEN, CFG_DREPL, CFG_DSETS, CFG_DLINE, CFG_DSETSZ,
|
|
|
CFG_DLOCK, CFG_DSNOOP, CFG_ILRAMEN, CFG_ILRAMSZ, CFG_ILRAMADDR, CFG_DLRAMEN,
|
|
|
CFG_DLRAMSZ, CFG_DLRAMADDR, CFG_MMUEN, CFG_ITLBNUM, CFG_DTLBNUM, CFG_TLB_TYPE, CFG_TLB_REP,
|
|
|
CFG_LDDEL, disas, CFG_ITBSZ, CFG_PWD, CFG_SVT, CFG_RSTADDR, CFG_NCPU-1)
|
|
|
PORT MAP (clkm, rstn, ahbmi, ahbmo(i), ahbsi, ahbso,
|
|
|
irqi(i), irqo(i), dbgi(i), dbgo(i));
|
|
|
END GENERATE;
|
|
|
errorn_pad : outpad GENERIC MAP (tech => padtech) PORT MAP (errorn, dbgo(0).error);
|
|
|
|
|
|
dsugen : IF CFG_DSU = 1 GENERATE
|
|
|
dsu0 : dsu3 -- LEON3 Debug Support Unit
|
|
|
GENERIC MAP (hindex => 2, haddr => 16#900#, hmask => 16#F00#,
|
|
|
ncpu => CFG_NCPU, tbits => 30, tech => memtech, irq => 0, kbytes => CFG_ATBSZ)
|
|
|
PORT MAP (rstn, clkm, ahbmi, ahbsi, ahbso(2), dbgo, dbgi, dsui, dsuo);
|
|
|
dsui.enable <= '1';
|
|
|
dsui.break <= '0';
|
|
|
led(2) <= dsuo.active;
|
|
|
END GENERATE;
|
|
|
END GENERATE;
|
|
|
|
|
|
nodsu : IF CFG_DSU = 0 GENERATE
|
|
|
ahbso(2) <= ahbs_none; dsuo.tstop <= '0'; dsuo.active <= '0';
|
|
|
END GENERATE;
|
|
|
|
|
|
irqctrl : IF CFG_IRQ3_ENABLE /= 0 GENERATE
|
|
|
irqctrl0 : irqmp -- interrupt controller
|
|
|
GENERIC MAP (pindex => 2, paddr => 2, ncpu => CFG_NCPU)
|
|
|
PORT MAP (rstn, clkm, apbi, apbo(2), irqo, irqi);
|
|
|
END GENERATE;
|
|
|
irq3 : IF CFG_IRQ3_ENABLE = 0 GENERATE
|
|
|
x : FOR i IN 0 TO CFG_NCPU-1 GENERATE
|
|
|
irqi(i).irl <= "0000";
|
|
|
END GENERATE;
|
|
|
apbo(2) <= apb_none;
|
|
|
END GENERATE;
|
|
|
|
|
|
----------------------------------------------------------------------
|
|
|
--- Memory controllers ---------------------------------------------
|
|
|
----------------------------------------------------------------------
|
|
|
memctrlr : mctrl GENERIC MAP (
|
|
|
hindex => 0,
|
|
|
pindex => 0,
|
|
|
paddr => 0,
|
|
|
srbanks => 1
|
|
|
)
|
|
|
PORT MAP (rstn, clkm, memi, memo, ahbsi, ahbso(0), apbi, apbo(0), wpo, sdo);
|
|
|
|
|
|
memi.brdyn <= '1';
|
|
|
memi.bexcn <= '1';
|
|
|
memi.writen <= '1';
|
|
|
memi.wrn <= "1111";
|
|
|
memi.bwidth <= "10";
|
|
|
|
|
|
bdr : FOR i IN 0 TO 3 GENERATE
|
|
|
data_pad : iopadv GENERIC MAP (tech => padtech, width => 8)
|
|
|
PORT MAP (
|
|
|
data(31-i*8 DOWNTO 24-i*8),
|
|
|
memo.data(31-i*8 DOWNTO 24-i*8),
|
|
|
memo.bdrive(i),
|
|
|
memi.data(31-i*8 DOWNTO 24-i*8));
|
|
|
END GENERATE;
|
|
|
|
|
|
addr_pad : outpadv GENERIC MAP (width => 20, tech => padtech)
|
|
|
PORT MAP (address, memo.address(21 DOWNTO 2));
|
|
|
|
|
|
rams_pad : outpad GENERIC MAP (tech => padtech) PORT MAP (nSRAM_CE, NOT(memo.ramsn(0)));
|
|
|
oen_pad : outpad GENERIC MAP (tech => padtech) PORT MAP (nSRAM_OE, memo.ramoen(0));
|
|
|
nBWE_pad : outpad GENERIC MAP (tech => padtech) PORT MAP (nSRAM_WE, memo.writen);
|
|
|
nBWa_pad : outpad GENERIC MAP (tech => padtech) PORT MAP (nSRAM_BE0, memo.mben(3));
|
|
|
nBWb_pad : outpad GENERIC MAP (tech => padtech) PORT MAP (nSRAM_BE1, memo.mben(2));
|
|
|
nBWc_pad : outpad GENERIC MAP (tech => padtech) PORT MAP (nSRAM_BE2, memo.mben(1));
|
|
|
nBWd_pad : outpad GENERIC MAP (tech => padtech) PORT MAP (nSRAM_BE3, memo.mben(0));
|
|
|
|
|
|
----------------------------------------------------------------------
|
|
|
--- AHB CONTROLLER -------------------------------------------------
|
|
|
----------------------------------------------------------------------
|
|
|
ahb0 : ahbctrl -- AHB arbiter/multiplexer
|
|
|
GENERIC MAP (defmast => CFG_DEFMST, split => CFG_SPLIT,
|
|
|
rrobin => CFG_RROBIN, ioaddr => CFG_AHBIO,
|
|
|
ioen => IOAEN, nahbm => maxahbm, nahbs => 8)
|
|
|
PORT MAP (rstn, clkm, ahbmi, ahbmo, ahbsi, ahbso);
|
|
|
|
|
|
----------------------------------------------------------------------
|
|
|
--- AHB UART -------------------------------------------------------
|
|
|
----------------------------------------------------------------------
|
|
|
dcomgen : IF CFG_AHB_UART = 1 GENERATE
|
|
|
dcom0 : ahbuart
|
|
|
GENERIC MAP ( hindex => 3, pindex => 4, paddr => 4)
|
|
|
PORT MAP ( rstn, clkm, ahbuarti, ahbuarto, apbi, apbo(4), ahbmi, ahbmo(3));
|
|
|
dsurx_pad : inpad GENERIC MAP (tech => padtech) PORT MAP (ahbrxd, ahbuarti.rxd);
|
|
|
dsutx_pad : outpad GENERIC MAP (tech => padtech) PORT MAP (ahbtxd, ahbuarto.txd);
|
|
|
led(0) <= NOT ahbuarti.rxd;
|
|
|
led(1) <= NOT ahbuarto.txd;
|
|
|
END GENERATE;
|
|
|
nouah : IF CFG_AHB_UART = 0 GENERATE apbo(4) <= apb_none; END GENERATE;
|
|
|
|
|
|
----------------------------------------------------------------------
|
|
|
--- APB Bridge -----------------------------------------------------
|
|
|
----------------------------------------------------------------------
|
|
|
apb0 : apbctrl -- AHB/APB bridge
|
|
|
GENERIC MAP (hindex => 1, haddr => CFG_APBADDR)
|
|
|
PORT MAP (rstn, clkm, ahbsi, ahbso(1), apbi, apbo);
|
|
|
|
|
|
----------------------------------------------------------------------
|
|
|
--- GPT Timer ------------------------------------------------------
|
|
|
----------------------------------------------------------------------
|
|
|
gpt : IF CFG_GPT_ENABLE /= 0 GENERATE
|
|
|
timer0 : gptimer -- timer unit
|
|
|
GENERIC MAP (pindex => 3, paddr => 3, pirq => CFG_GPT_IRQ,
|
|
|
sepirq => CFG_GPT_SEPIRQ, sbits => CFG_GPT_SW, ntimers => CFG_GPT_NTIM,
|
|
|
nbits => CFG_GPT_TW)
|
|
|
PORT MAP (rstn, clkm, apbi, apbo(3), gpti, gpto);
|
|
|
gpti.dhalt <= dsuo.tstop;
|
|
|
gpti.extclk <= '0';
|
|
|
END GENERATE;
|
|
|
notim : IF CFG_GPT_ENABLE = 0 GENERATE apbo(3) <= apb_none; END GENERATE;
|
|
|
|
|
|
|
|
|
----------------------------------------------------------------------
|
|
|
--- APB UART -------------------------------------------------------
|
|
|
----------------------------------------------------------------------
|
|
|
ua1 : IF CFG_UART1_ENABLE /= 0 GENERATE
|
|
|
uart1 : apbuart -- UART 1
|
|
|
GENERIC MAP (pindex => 1, paddr => 1, pirq => 2, console => dbguart,
|
|
|
fifosize => CFG_UART1_FIFO)
|
|
|
PORT MAP (rstn, clkm, apbi, apbo(1), apbuarti, apbuarto);
|
|
|
apbuarti.rxd <= urxd1;
|
|
|
apbuarti.extclk <= '0';
|
|
|
utxd1 <= apbuarto.txd;
|
|
|
apbuarti.ctsn <= '0';
|
|
|
END GENERATE;
|
|
|
noua0 : IF CFG_UART1_ENABLE = 0 GENERATE apbo(1) <= apb_none; END GENERATE;
|
|
|
|
|
|
-------------------------------------------------------------------------------
|
|
|
-- APB_LFR_TIME_MANAGEMENT ----------------------------------------------------
|
|
|
-------------------------------------------------------------------------------
|
|
|
lfrtimemanagement0 : apb_lfr_time_management
|
|
|
GENERIC MAP(pindex => 6, paddr => 6, pmask => 16#fff#,
|
|
|
masterclk => 25000000, timeclk => 49152000, finetimeclk => 65536,
|
|
|
pirq => 12)
|
|
|
PORT MAP(clkm, clk49_152MHz, rstn, swno.tickout, apbi, apbo(6),
|
|
|
coarse_time, fine_time);
|
|
|
|
|
|
-----------------------------------------------------------------------
|
|
|
--- SpaceWire --------------------------------------------------------
|
|
|
-----------------------------------------------------------------------
|
|
|
|
|
|
spw_rxtxclk <= spw_clk;
|
|
|
spw_rxclkn <= not spw_rxtxclk;
|
|
|
|
|
|
-- PADS for SPW1
|
|
|
spw1_rxd_pad : inpad generic map (tech => padtech)
|
|
|
port map (spw1_din, dtmp(0));
|
|
|
spw1_rxs_pad : inpad generic map (tech => padtech)
|
|
|
port map (spw1_sin, stmp(0));
|
|
|
spw1_txd_pad : outpad generic map (tech => padtech)
|
|
|
port map (spw1_dout, swno.d(0));
|
|
|
spw1_txs_pad : outpad generic map (tech => padtech)
|
|
|
port map (spw1_sout, swno.s(0));
|
|
|
-- PADS FOR SPW2
|
|
|
spw2_rxd_pad : inpad generic map (tech => padtech)
|
|
|
port map (spw2_din, dtmp(1));
|
|
|
spw2_rxs_pad : inpad generic map (tech => padtech)
|
|
|
port map (spw2_sin, stmp(1));
|
|
|
spw2_txd_pad : outpad generic map (tech => padtech)
|
|
|
port map (spw2_dout, swno.d(1));
|
|
|
spw2_txs_pad : outpad generic map (tech => padtech)
|
|
|
port map (spw2_sout, swno.s(1));
|
|
|
|
|
|
-- GRSPW PHY
|
|
|
--spw1_input: if CFG_SPW_GRSPW = 1 generate
|
|
|
spw_inputloop: for j in 0 to 1 generate
|
|
|
spw_phy0 : grspw_phy
|
|
|
generic map(
|
|
|
tech => fabtech,
|
|
|
rxclkbuftype => 1,
|
|
|
scantest => 0)
|
|
|
port map(
|
|
|
rxrst => swno.rxrst,
|
|
|
di => dtmp(j),
|
|
|
si => stmp(j),
|
|
|
rxclko => spw_rxclk(j),
|
|
|
do => swni.d(j),
|
|
|
ndo => swni.nd(j*5+4 downto j*5),
|
|
|
dconnect => swni.dconnect(j*2+1 downto j*2));
|
|
|
end generate spw_inputloop;
|
|
|
|
|
|
-- SPW core
|
|
|
sw0 : grspwm generic map(
|
|
|
tech => apa3e,
|
|
|
hindex => 1,
|
|
|
pindex => 5,
|
|
|
paddr => 5,
|
|
|
pirq => 11,
|
|
|
sysfreq => 25000, -- CPU_FREQ
|
|
|
rmap => 1,
|
|
|
rmapcrc => 1,
|
|
|
fifosize1 => 16,
|
|
|
fifosize2 => 16,
|
|
|
rxclkbuftype => 1,
|
|
|
rxunaligned => 0,
|
|
|
rmapbufs => 4,
|
|
|
ft => 0,
|
|
|
netlist => 0,
|
|
|
ports => 2,
|
|
|
--dmachan => CFG_SPW_DMACHAN, -- not used byt the spw core 1
|
|
|
memtech => apa3e,
|
|
|
destkey => 2,
|
|
|
spwcore => 1
|
|
|
--input_type => CFG_SPW_INPUT, -- not used byt the spw core 1
|
|
|
--output_type => CFG_SPW_OUTPUT, -- not used byt the spw core 1
|
|
|
--rxtx_sameclk => CFG_SPW_RTSAME -- not used byt the spw core 1
|
|
|
)
|
|
|
port map(rstn, clkm, spw_rxclk(0),
|
|
|
spw_rxclk(1), spw_rxtxclk, spw_rxtxclk,
|
|
|
ahbmi, ahbmo(1), apbi, apbo(5),
|
|
|
swni, swno);
|
|
|
|
|
|
swni.tickin <= '0';
|
|
|
swni.rmapen <= '1';
|
|
|
swni.clkdiv10 <= "00000100"; -- 50 MHz / (4 + 1) = 10 MHz
|
|
|
swni.tickinraw <= '0';
|
|
|
swni.timein <= (others => '0');
|
|
|
swni.dcrstval <= (others => '0');
|
|
|
swni.timerrstval <= (others => '0');
|
|
|
|
|
|
-------------------------------------------------------------------------------
|
|
|
-- WAVEFORM PICKER
|
|
|
-------------------------------------------------------------------------------
|
|
|
waveform_picker0 : top_wf_picker
|
|
|
GENERIC MAP(
|
|
|
hindex => 2,
|
|
|
pindex => 15,
|
|
|
paddr => 15,
|
|
|
pmask => 16#fff#,
|
|
|
pirq => 14,
|
|
|
tech => CFG_FABTECH,
|
|
|
nb_burst_available_size => 12, -- size of the register holding the nb of burst
|
|
|
nb_snapshot_param_size => 12, -- size of the register holding the snapshots size
|
|
|
delta_snapshot_size => 16, -- snapshots period
|
|
|
delta_f2_f0_size => 20, -- initialize the counter when the f2 snapshot starts
|
|
|
delta_f2_f1_size => 16, -- nb f0 ticks before starting the f1 snapshot
|
|
|
ENABLE_FILTER => '1'
|
|
|
)
|
|
|
PORT MAP(
|
|
|
sample_B => sample(2 DOWNTO 0),
|
|
|
sample_E => sample(7 DOWNTO 3),
|
|
|
sample_val => sample_val,
|
|
|
--
|
|
|
cnv_clk => clkm,
|
|
|
cnv_rstn => rstn,
|
|
|
-- AMBA AHB system signals
|
|
|
HCLK => clkm,
|
|
|
HRESETn => rstn,
|
|
|
-- AMBA APB Slave Interface
|
|
|
apbi => apbi,
|
|
|
apbo => apbo(15),
|
|
|
-- AMBA AHB Master Interface
|
|
|
AHB_Master_In => ahbmi,
|
|
|
AHB_Master_Out => ahbmo(2),
|
|
|
--
|
|
|
coarse_time_0 => coarse_time(0), -- bit 0 of the coarse time
|
|
|
--
|
|
|
data_shaping_BW => bias_fail_sw
|
|
|
);
|
|
|
|
|
|
top_ad_conv_RHF1401_1: top_ad_conv_RHF1401
|
|
|
GENERIC MAP (
|
|
|
ChanelCount => 8,
|
|
|
ncycle_cnv_high => 79,
|
|
|
ncycle_cnv => 500)
|
|
|
PORT MAP (
|
|
|
cnv_clk => clk49_152MHz,
|
|
|
cnv_rstn => rstn,
|
|
|
|
|
|
cnv => ADC_smpclk,
|
|
|
|
|
|
clk => clkm,
|
|
|
rstn => rstn,
|
|
|
ADC_data => ADC_data,
|
|
|
--ADC_smpclk => ,
|
|
|
ADC_nOE => ADC_OEB_bar_CH,
|
|
|
sample => sample,
|
|
|
sample_val => sample_val);
|
|
|
|
|
|
-- ADC_OEB_bar_CH(0) <= ADC_OEB_bar_CH_s(5); -- B1
|
|
|
-- ADC_OEB_bar_CH(1) <= ADC_OEB_bar_CH_s(6); -- B2
|
|
|
-- ADC_OEB_bar_CH(2) <= ADC_OEB_bar_CH_s(7); -- B3
|
|
|
|
|
|
-- ADC_OEB_bar_CH(3) <= ADC_OEB_bar_CH_s(0); -- V1
|
|
|
-- ADC_OEB_bar_CH(4) <= ADC_OEB_bar_CH_s(1); -- V2
|
|
|
-- ADC_OEB_bar_CH(5) <= ADC_OEB_bar_CH_s(2); -- V3
|
|
|
-- ADC_OEB_bar_CH(6) <= ADC_OEB_bar_CH_s(3); -- V4
|
|
|
-- ADC_OEB_bar_CH(7) <= ADC_OEB_bar_CH_s(4); -- V5
|
|
|
|
|
|
END Behavioral;
|
