##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

Fixed bug, now minor and major frame pulses have the good width....
Fixed bug, now minor and major frame pulses have the good width. (one sck period and not one word clock period)
jeandet - - Load All Authors

File last commit:

r129:8459a437c1f1 alexis
r222:b37e19fe4c0b alexis
Show More
default.ut
24 lines | 394 B | text/plain | TextLexer
/ boards / ICI4-main-BD / default.ut
History | Annotation | Raw |Copy content |Copy permalink
-g DebugBitstream:No
-g Binary:no
-b
-g CRC:Enable
-g ConfigRate:26
-g ProgPin:PullUp
-g DonePin:PullUp
-g TckPin:PullUp
-g TdiPin:PullUp
-g TdoPin:PullUp
-g TmsPin:PullUp
-g UnusedPin:PullDown
-g UserID:0xFFFFFFFF
-g SPI_buswidth:4
-g StartUpClk:CCLK
-g DONE_cycle:4
-g GTS_cycle:5
-g GWE_cycle:6
-g LCK_cycle:NoWait
-g Security:None
-g Persist:No
-g ReadBack
-g DonePipe:No
-g DriveDone:Yes