##// END OF EJS Templates
Update SOLO_LFR_LFR-EM timings constraints...
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)
Alexis Jeandet -
r674:b0efa9138022 default
Show More
Name Size Modified Last Commit Author
/ designs / Validation_RAM_CEL
Makefile Loading ...
TB.vhd Loading ...
run.do Loading ...
wave.do Loading ...