##// END OF EJS Templates
Update SOLO_LFR_LFR-EM timings constraints...
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)

File last commit:

r416:92057c9e9a3b JC
r674:b0efa9138022 default
Show More
run.do
11 lines | 208 B | text/x-stata | StataLexer
vcom -quiet -93 -work lpp ../../lib/lpp/lpp_memory/lpp_FIFO_control.vhd
vcom -quiet -93 -work work FIFO_Verif.vhd
vcom -quiet -93 -work work tb.vhd
vsim work.testbench
log -r *
do wave.do
run -all