##// END OF EJS Templates
temp : update ADC driver...
temp : update ADC driver - conversion part clocked by clk_49 (49.152 MHz) - cnv_clk = clk_49.152/100 with duty cycle of 50% - 3 period for each Ren, - Data sampling during the 2nd cycle of Ren, - each 2 data input, 1 data output (@)

File last commit:

r416:92057c9e9a3b JC
r594:a9702b7364d2 simu_with_Leon3
Show More
vhdlsyn.txt
9 lines | 167 B | text/plain | TextLexer
lpp_memory.vhd
lpp_FIFO.vhd
lpp_FIFO_4_Shared.vhd
lpp_FIFO_control.vhd
lpp_FIFO_4_Shared_headreg_latency_0.vhd
lpp_FIFO_4_Shared_headreg_latency_1.vhd
lppFIFOxN.vhd