##// END OF EJS Templates
temp : update ADC driver...
temp : update ADC driver - conversion part clocked by clk_49 (49.152 MHz) - cnv_clk = clk_49.152/100 with duty cycle of 50% - 3 period for each Ren, - Data sampling during the 2nd cycle of Ren, - each 2 data input, 1 data output (@)
pellion -
r594:a9702b7364d2 simu_with_Leon3
Show More
Name Size Modified Last Commit Author
/ designs / Validation_CIC_LFR
Makefile Loading ...
run.do Loading ...
run_add_sub.do Loading ...
run_calc.do Loading ...
run_calc.vhd Loading ...
tb.vhd Loading ...
tb_calc.vhd Loading ...
tb_cic_lfr_add_sub.vhd Loading ...
wave.do Loading ...
wave_add_sub.do Loading ...
wave_calc.do Loading ...
wave_inout.do Loading ...