##// END OF EJS Templates
temp : update ADC driver...
temp : update ADC driver - conversion part clocked by clk_49 (49.152 MHz) - cnv_clk = clk_49.152/100 with duty cycle of 50% - 3 period for each Ren, - Data sampling during the 2nd cycle of Ren, - each 2 data input, 1 data output (@)

File last commit:

r568:de50ded4e0da JC
r594:a9702b7364d2 simu_with_Leon3
Show More
Constraint_EQM.odt
0 lines | 39.4 KiB | application/vnd.oasis.opendocument.text | TextLexer
/ designs / LFR-EQM-WFP_MS-debug / Constraint_EQM.odt
Binary file (application/vnd.oasis.opendocument.text)