HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · designs/EGSE_ICI/top.rc

MiniSpartan6:...

MiniSpartan6: added ftdi chip config to switch between UART and Async FIFO. added few WIP designs with either spwlight core, FIFO_deom IP... Libs: added SpaceWire Light IP (Works really well!) started design of ahb_ftdi_fifo -> same protocol than AHBUART but over FTDI's Async FIFO interface. This might lead to much faster transfers UP to 12MB/s.

Alexis Jeandet - - Load All Authors

File last commit:

r217:13429b36c676 alexis


                r681:9d85f9f8f05a

default

Download file

             top.rc
        
                    7 lines
            
             | 228 B
            
                | text/x-stsrc
            
             |
                TextLexer

/ designs / EGSE_ICI / top.rc

History | Annotation | Raw |Copy content |Copy permalink

				set_attribute input_pragma_keyword "cadence synopsys get2chip g2c fast ambit pragma"
				include compile.rc

				read_hdl -vhdl -lib work config.vhd
				read_hdl -vhdl -lib work ahbrom.vhd
				read_hdl -vhdl -lib work leon3mp.vhd
				elaborate top

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages