HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · boards/LFR-EQM/Makefile_RTAX.inc

Moved Validation_LFR_TIME_MANAGEMENT from designs to tests directory...

Moved Validation_LFR_TIME_MANAGEMENT from designs to tests directory Changed test directory Validation_LFR_TIME_MANAGEMENT in LFR_time_management. Added LFR_MANAGMENT_TIME_FINE_DELTA register into apb_lfr_management module at address 0x30 : * LFR_MANAGMENT_TIME_FINE_DELTA ( 8 downto 0) : ft_counter_lsb value * LFR_MANAGMENT_TIME_FINE_DELTA (24 downto 9) : ft value * LFR_MANAGMENT_TIME_FINE_DELTA (26 downto 25) : + ft_counter_lsb_MAX_VALUE = 379 when "00" + ft_counter_lsb_MAX_VALUE = 380 when "01" + ft_counter_lsb_MAX_VALUE = 381 when "10" Updated LFR_time_managment testbench.

pellion - - Load All Authors

File last commit:

r639:5ffe6bd0368c default


                r655:2dbcdaf8bb73

default

Download file

             Makefile_RTAX.inc
        
                    41 lines
            
             | 733 B
            
                | text/x-povray
            
             |
                PovrayLexer
            
             / boards / LFR-EQM / Makefile_RTAX.inc
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      PACKAGE=CQFP352

      SPEED=Std

      SYNFREQ=50

      TECHNOLOGY=Axcelerator

      DESIGNER_PACKAGE=CQFP

      DESIGNER_PINS=352

      DESIGNER_VOLTAGE=COM

      DESIGNER_TEMP=COM

      #ifeq ("$(FPGA_RTAX4000)","S")

      #	LIBERO_DIE=70800rts

      #	PART=RTAX4000S

      #	LIBERO_PACKAGE=cqfp$(DESIGNER_PINS)r

      #endif

      #ifeq ("$(FPGA_RTAX4000)","D")

      LIBERO_DIE=70800d

      PART=RTAX4000D

      LIBERO_PACKAGE=cq$(DESIGNER_PINS)

      #endif

      MANUFACTURER=Actel

      MGCPART=$(PART)

      MGCTECHNOLOGY=Axcelerator

      MGCPACKAGE= {$(DESIGNER_PINS) $(DESIGNER_PACKAGE)}

      ## RTAX4000S OPTIONS

      #LIBERO_DIE=70800rts

      #PART=RTAX4000S

      ## RTAX4000D OPTIONS

      #LIBERO_DIE=70800d

      #PART=RTAX4000D

      # RTAX4000D

      #LIBERO_PACKAGE=cq$(DESIGNER_PINS)

      # RTAX4000S

      #LIBERO_PACKAGE=cqfp$(DESIGNER_PINS)r

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

				PACKAGE=CQFP352
				SPEED=Std
				SYNFREQ=50

				TECHNOLOGY=Axcelerator

				DESIGNER_PACKAGE=CQFP
				DESIGNER_PINS=352
				DESIGNER_VOLTAGE=COM
				DESIGNER_TEMP=COM

				#ifeq ("$(FPGA_RTAX4000)","S")
				# LIBERO_DIE=70800rts
				# PART=RTAX4000S
				# LIBERO_PACKAGE=cqfp$(DESIGNER_PINS)r
				#endif

				#ifeq ("$(FPGA_RTAX4000)","D")
				LIBERO_DIE=70800d
				PART=RTAX4000D
				LIBERO_PACKAGE=cq$(DESIGNER_PINS)
				#endif

				MANUFACTURER=Actel
				MGCPART=$(PART)
				MGCTECHNOLOGY=Axcelerator
				MGCPACKAGE= {$(DESIGNER_PINS) $(DESIGNER_PACKAGE)}

				## RTAX4000S OPTIONS
				#LIBERO_DIE=70800rts
				#PART=RTAX4000S

				## RTAX4000D OPTIONS
				#LIBERO_DIE=70800d
				#PART=RTAX4000D

				# RTAX4000D
				#LIBERO_PACKAGE=cq$(DESIGNER_PINS)

				# RTAX4000S
				#LIBERO_PACKAGE=cqfp$(DESIGNER_PINS)r