##// END OF EJS Templates
LFR-EQM 2.1.82 - b...
LFR-EQM 2.1.82 - b > SMP_CLK @ 24576MHz/25 = 983.03Hz > OEn active during one cycle > sample ADC_DATA one cycle after the OEn SMP_CLK --------|___________ CLK_25Mhz-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_|-|_| ADC_OEn ------------|___|----- ADC_DATA ****************{data} ADC_DATA_reg****************{data}

File last commit:

r575:125577122712 simu_double_DMA
r600:1d46c91bda8b simu_with_Leon3
Show More
vhdlsyn.txt
12 lines | 271 B | text/plain | TextLexer
lpp_dma_pkg.vhd
fifo_latency_correction.vhd
lpp_dma.vhd
lpp_dma_ip.vhd
lpp_dma_send_16word.vhd
lpp_dma_send_1word.vhd
lpp_dma_singleOrBurst.vhd
DMA_SubSystem.vhd
DMA_SubSystem_GestionBuffer.vhd
DMA_SubSystem_Arbiter.vhd
DMA_SubSystem_MUX.vhd
lpp_dma_SEND16B_FIFO2DMA.vhd