##// END OF EJS Templates
Commit Message Age Author Refs
load previous
r439:051c08efe9e3
(temp) new DMA_SubSystem synthesis ok, test ongoing
pellion
JC
0
r435:0d4ef716262e
Modif DMA_SubSystem en cours
pellion
JC
0
r434:58276c3bac56
ADD Leon3ft_soc.vhd : this file must be verified/updated.
pellion
JC
0
r433:a787767be54c
Patch1
Alexis Jeandet
JC
0
r432:7f8d96967630
Étiquette (LFR-EM) WFP_MS-1-1-26 ajoutée à la révision b2c359123f1f
pellion
JC
0
r431:b2c359123f1f
Étiquette (LFR-EM) WFP_MS_1-1-26 enlevée
pellion
JC
0
r430:45daa6d55a01
Update Version Number ...
pellion
JC
0
r429:7d3c165ca1db
temp
pellion
JC
0
r428:82beec47313d
(LFR-EM) WFP_MS-1-1-26 Updated AD_CONV for RH1401 with filter
pellion
JC
0
r427:4a4d38d0c6b8
Étiquette (LFR-EM) WFP_MS_1-1-26 ajoutée à la révision 793daca937bf
pellion
JC
0
r426:793daca937bf
(LFR-EM) WFP_MS-1-1-26 Updated AD_CONV for RH1401 with filter
pellion
JC
0
r425:df0e5fc12d05
add fft files
pellion
JC
0
r424:de01672a1e7f
Update SDC constraint for LFR-EM board
pellion
JC
0
r423:fe8f46873298
Update AD CONV for RHF1401 (LFR-EM) with filter
pellion
JC
0
r422:faba652a7177
Add SDC constraint files for MINI-LFR board. To include those constraints, you must into design's makefile the : SDCFILE=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_synthesis.sdc SDC=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_place_and_route.sdc During the Libero flow, you must choice the MINI_LFR_synthesis.sdc file for the synthesis step, and the MINI_LFR_place_and_route.sdc file for the place and route step.
pellion
JC
0
r421:cf60fdce960b
Update SDC constraint for LFR-EM board
pellion
JC
0
r420:51a6c45e7a0e
Update AD CONV for RHF1401 (LFR-EM) with filter
pellion
JC
0
r419:a02535067f54
Add SDC constraint files for MINI-LFR board. To include those constraints, you must into design's makefile the : SDCFILE=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_synthesis.sdc SDC=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_place_and_route.sdc During the Libero flow, you must choice the MINI_LFR_synthesis.sdc file for the synthesis step, and the MINI_LFR_place_and_route.sdc file for the place and route step.
pellion
JC
0
r418:50dbbc47831e
add fft files
pellion
JC
0
r417:75000b70a637
Add R2 parameter
pellion
JC
0
load next
< 1 .. 6 7 8 9 10 .. 19 >
showing 20 out of 376 commits