##// END OF EJS Templates
WaveFormPicker :...
pellion -
r279:d578015e2f82 LPP-LFR-em-WaveFormPicker-0-0-9 JC
parent child
Show More
@@ -499,7 +499,7 BEGIN
499 pirq_ms => 6,
499 pirq_ms => 6,
500 pirq_wfp => 14,
500 pirq_wfp => 14,
501 hindex => 2,
501 hindex => 2,
502 top_lfr_version => X"00000008")
502 top_lfr_version => X"00000009")
503 PORT MAP (
503 PORT MAP (
504 clk => clkm,
504 clk => clkm,
505 rstn => rstn,
505 rstn => rstn,
@@ -140,6 +140,8 ARCHITECTURE beh OF MINI_LFR_top IS
140 SIGNAL ahbo_s_ext : soc_ahb_slv_out_vector(NB_AHB_SLAVE-1+3 DOWNTO 3):= (OTHERS => ahbs_none);
140 SIGNAL ahbo_s_ext : soc_ahb_slv_out_vector(NB_AHB_SLAVE-1+3 DOWNTO 3):= (OTHERS => ahbs_none);
141 SIGNAL ahbi_m_ext : AHB_Mst_In_Type;
141 SIGNAL ahbi_m_ext : AHB_Mst_In_Type;
142 SIGNAL ahbo_m_ext : soc_ahb_mst_out_vector(NB_AHB_MASTER-1+1 DOWNTO 1):= (OTHERS => ahbm_none);
142 SIGNAL ahbo_m_ext : soc_ahb_mst_out_vector(NB_AHB_MASTER-1+1 DOWNTO 1):= (OTHERS => ahbm_none);
143 --
144 SIGNAL IO_s : STD_LOGIC_VECTOR(11 DOWNTO 0);
143
145
144 BEGIN -- beh
146 BEGIN -- beh
145
147
@@ -176,7 +178,10 BEGIN -- beh
176 IO5 <= '0';
178 IO5 <= '0';
177 IO6 <= '0';
179 IO6 <= '0';
178 IO7 <= '0';
180 IO7 <= '0';
179 IO8 <= '1';
181 IO8 <= '0';
182 IO9 <= '0';
183 IO10 <= '0';
184 IO11 <= '0';
180 ELSIF clk_25'event AND clk_25 = '1' THEN -- rising clock edge
185 ELSIF clk_25'event AND clk_25 = '1' THEN -- rising clock edge
181 LED0 <= '0';
186 LED0 <= '0';
182 LED1 <= '1';
187 LED1 <= '1';
@@ -188,7 +193,10 BEGIN -- beh
188 IO5 <= ADC_SDO(3) OR ADC_SDO(4);
193 IO5 <= ADC_SDO(3) OR ADC_SDO(4);
189 IO6 <= ADC_SDO(5) OR ADC_SDO(6) OR ADC_SDO(7);
194 IO6 <= ADC_SDO(5) OR ADC_SDO(6) OR ADC_SDO(7);
190 IO7 <= BP1 OR nDTR2 OR nRTS2 OR nRTS1;
195 IO7 <= BP1 OR nDTR2 OR nRTS2 OR nRTS1;
191 IO8 <= '0';
196 IO8 <= IO_s(8);
197 IO9 <= IO_s(9);
198 IO10 <= IO_s(10);
199 IO11 <= IO_s(11);
192 END IF;
200 END IF;
193 END PROCESS;
201 END PROCESS;
194
202
@@ -234,9 +242,10 BEGIN -- beh
234 ahbmo => ahbo_m_ext(1),
242 ahbmo => ahbo_m_ext(1),
235 apbi => apbi_ext,
243 apbi => apbi_ext,
236 apbo => apbo_ext(5),
244 apbo => apbo_ext(5),
237 out_ren => IO11,
245 out_ren => IO_s(11),
238 out_send => IO10,
246 out_send => IO_s(10),
239 out_done => IO9
247 out_done => IO_s(9),
248 out_dmaout_okay => IO_s(8)
240 );
249 );
241
250
242 -----------------------------------------------------------------------------
251 -----------------------------------------------------------------------------
@@ -63,7 +63,8 ENTITY lpp_debug_dma_singleOrBurst IS
63 -- observation SIGNAL
63 -- observation SIGNAL
64 out_ren : OUT STD_LOGIC;
64 out_ren : OUT STD_LOGIC;
65 out_send : OUT STD_LOGIC;
65 out_send : OUT STD_LOGIC;
66 out_done : OUT STD_LOGIC
66 out_done : OUT STD_LOGIC;
67 out_dmaout_okay : OUT STD_LOGIC
67 );
68 );
68 END;
69 END;
69
70
@@ -117,7 +118,8 BEGIN
117 done => done, -- out
118 done => done, -- out
118 ren => ren, -- out
119 ren => ren, -- out
119 address => address,
120 address => address,
120 data => data);
121 data => data,
122 debug_dmaout_okay => out_dmaout_okay);
121
123
122
124
123 run <= reg.run;
125 run <= reg.run;
@@ -43,7 +43,9 PACKAGE lpp_debug_lfr_pkg IS
43 apbo : OUT apb_slv_out_type;
43 apbo : OUT apb_slv_out_type;
44 out_ren : OUT STD_LOGIC;
44 out_ren : OUT STD_LOGIC;
45 out_send : OUT STD_LOGIC;
45 out_send : OUT STD_LOGIC;
46 out_done : OUT STD_LOGIC );
46 out_done : OUT STD_LOGIC;
47 out_dmaout_okay : OUT STD_LOGIC
48 );
47 END COMPONENT;
49 END COMPONENT;
48
50
49 END;
51 END;
@@ -213,7 +213,8 PACKAGE lpp_dma_pkg IS
213 done : OUT STD_LOGIC;
213 done : OUT STD_LOGIC;
214 ren : OUT STD_LOGIC;
214 ren : OUT STD_LOGIC;
215 address : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
215 address : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
216 data : IN STD_LOGIC_VECTOR(31 DOWNTO 0));
216 data : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
217 debug_dmaout_okay : OUT STD_LOGIC);
217 END COMPONENT;
218 END COMPONENT;
218
219
219 END;
220 END;
@@ -54,6 +54,7 ENTITY lpp_dma_send_16word IS
54 --
54 --
55 send_ok : OUT STD_LOGIC;
55 send_ok : OUT STD_LOGIC;
56 send_ko : OUT STD_LOGIC
56 send_ko : OUT STD_LOGIC
57
57 );
58 );
58 END lpp_dma_send_16word;
59 END lpp_dma_send_16word;
59
60
@@ -167,8 +168,14 BEGIN -- beh
167
168
168 DMAIn.Data <= data;
169 DMAIn.Data <= data;
169
170
170 ren <= '0' WHEN DMAOut.OKAY = '1' AND state = SEND_DATA ELSE
171 ren <= '0' WHEN DMAOut.OKAY = '1' ELSE --AND (state = SEND_DATA OR state = WAIT_LAST_READY) ELSE
171 '1';
172 '1';
173
174 -- \/ JC - 11/12/2013 \/
175 --ren <= '0' WHEN DMAOut.OKAY = '1' AND state = SEND_DATA ELSE
176 -- '1';
177 -- /\ JC - 11/12/2013 /\
178
172 -- \/ JC - 10/12/2013 \/
179 -- \/ JC - 10/12/2013 \/
173 --ren <= '0' WHEN DMAOut.OKAY = '1' AND state = SEND_DATA ELSE
180 --ren <= '0' WHEN DMAOut.OKAY = '1' AND state = SEND_DATA ELSE
174 -- '0' WHEN state = REQUEST_BUS AND DMAOut.Grant = '1' ELSE
181 -- '0' WHEN state = REQUEST_BUS AND DMAOut.Grant = '1' ELSE
@@ -62,7 +62,10 ENTITY lpp_dma_singleOrBurst IS
62 done : OUT STD_LOGIC;
62 done : OUT STD_LOGIC;
63 ren : OUT STD_LOGIC;
63 ren : OUT STD_LOGIC;
64 address : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
64 address : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
65 data : IN STD_LOGIC_VECTOR(31 DOWNTO 0)
65 data : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
66 --
67 debug_dmaout_okay : OUT STD_LOGIC
68
66 );
69 );
67 END;
70 END;
68
71
@@ -94,6 +97,9 ARCHITECTURE Behavioral OF lpp_dma_singl
94 SIGNAL data_2_halfword : STD_LOGIC_VECTOR(31 DOWNTO 0);
97 SIGNAL data_2_halfword : STD_LOGIC_VECTOR(31 DOWNTO 0);
95 BEGIN
98 BEGIN
96
99
100 debug_dmaout_okay <= DMAOut.OKAY;
101
102
97 -----------------------------------------------------------------------------
103 -----------------------------------------------------------------------------
98 -- DMA to AHB interface
104 -- DMA to AHB interface
99 DMA2AHB_1 : DMA2AHB
105 DMA2AHB_1 : DMA2AHB
@@ -132,7 +138,10 BEGIN
132
138
133 --ren <= burst_ren WHEN valid_burst = '1' ELSE
139 --ren <= burst_ren WHEN valid_burst = '1' ELSE
134 -- NOT single_send_ok;
140 -- NOT single_send_ok;
135 ren <= burst_ren AND single_ren;
141 --ren <= burst_ren AND single_ren;
142
143 ren <= '0' WHEN DMAOut.OKAY = '1' ELSE
144 '1';
136
145
137 -----------------------------------------------------------------------------
146 -----------------------------------------------------------------------------
138 -- SEND 1 word by DMA
147 -- SEND 1 word by DMA
General Comments 0
You need to be logged in to leave comments. Login now