##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

(LFR-EM) WFP_MS-1-1-26...
pellion -
r426:793daca937bf JC
parent child
Show More
Show file before | Show file after | Hide comments
@@ -7,7 +7,7 create_clock -period 20.344999 -waveform
7 create_clock -period 20.000000 -waveform {0.000000 10.000000} clk_50_s:Q
7 create_clock -period 20.000000 -waveform {0.000000 10.000000} clk_50_s:Q
8 create_clock -period 40.000000 -waveform {0.000000 20.000000} clk_25:Q
8 create_clock -period 40.000000 -waveform {0.000000 20.000000} clk_25:Q
9 create_clock -period 40.690000 -waveform {0.000000 20.345100} clk_24:Q
9 create_clock -period 40.690000 -waveform {0.000000 20.345100} clk_24:Q
10 create_clock -name SPW_CLOCK -period 100.000000 -waveform {0.000000 50.000000} {SPW1_DIN SPW1_SIN SPW2_DIN SPW2_SIN}
10 create_clock -name SPW_CLOCK -period 100.000000 -waveform {0.000000 50.000000} {spw1_din spw1_sin spw2_din spw2_sin}
11
11
12
12
13 # False Paths Between Clocks
13 # False Paths Between Clocks
General Comments 0
You need to be logged in to leave comments. Login now