@@ -0,0 +1,36 | |||
|
1 | #GRLIB=../.. | |
|
2 | TOP=leon3mp | |
|
3 | BOARD=Projet-LeonLFR-A3P3K-Sheldon | |
|
4 | include $(GRLIB)/boards/$(BOARD)/Makefile.inc | |
|
5 | DEVICE=$(PART)-$(PACKAGE)$(SPEED) | |
|
6 | UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf | |
|
7 | QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf | |
|
8 | EFFORT=high | |
|
9 | XSTOPT= | |
|
10 | SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0" | |
|
11 | VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd Top_Data_Acquisition.vhd | |
|
12 | VHDLSIMFILES=testbench.vhd TB_Data_Acquisition.vhd | |
|
13 | SIMTOP=testbench | |
|
14 | SDCFILE=$(GRLIB)/boards/$(BOARD)/synplify.sdc | |
|
15 | SDC=$(GRLIB)/boards/$(BOARD)/leon3mp.sdc | |
|
16 | PDC=$(GRLIB)/boards/$(BOARD)/Projet-LeonLFR-A3P3K-Sheldon.pdc | |
|
17 | BITGEN=$(GRLIB)/boards/$(BOARD)/default.ut | |
|
18 | CLEAN=soft-clean | |
|
19 | ||
|
20 | TECHLIBS = proasic3 | |
|
21 | LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \ | |
|
22 | tmtc openchip hynix ihp gleichmann micron usbhc | |
|
23 | DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \ | |
|
24 | pci grusbhc haps slink ascs pwm coremp7 spi ac97 | |
|
25 | ||
|
26 | FILESKIP = i2cmst.vhd | |
|
27 | ||
|
28 | #TECHLIBS = unisim | |
|
29 | include $(GRLIB)/bin/Makefile | |
|
30 | include $(GRLIB)/software/leon3/Makefile | |
|
31 | ||
|
32 | my-clean: clean | |
|
33 | -rm -rf *~ | |
|
34 | ||
|
35 | ################## project specific targets ########################## | |
|
36 |
@@ -9,7 +9,7 EFFORT=high | |||
|
9 | 9 | XSTOPT= |
|
10 | 10 | SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0" |
|
11 | 11 | VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd |
|
12 | VHDLSIMFILES=testbench.vhd | |
|
12 | VHDLSIMFILES=testbench.vhd | |
|
13 | 13 | SIMTOP=testbench |
|
14 | 14 | SDCFILE=$(GRLIB)/boards/$(BOARD)/synplify.sdc |
|
15 | 15 | SDC=$(GRLIB)/boards/$(BOARD)/leon3mp.sdc |
General Comments 0
You need to be logged in to leave comments.
Login now