##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

added re-run option to LFR filter random ram init test.
Jean-christophe Pellion -
r680:45edea4f35b8 default draft
parent child
Show More
Show file before | Show file after | Hide comments
@@ -1,85 +1,88
1 VHDLIB=../..
1 VHDLIB=../..
2 SCRIPTSDIR=$(VHDLIB)/scripts/
2 SCRIPTSDIR=$(VHDLIB)/scripts/
3 GRLIB := $(shell sh $(VHDLIB)/scripts/lpp_relpath.sh)
3 GRLIB := $(shell sh $(VHDLIB)/scripts/lpp_relpath.sh)
4 TOP=testbench
4 TOP=testbench
5 BOARD=LFR-FM
5 BOARD=LFR-FM
6 include $(VHDLIB)/boards/$(BOARD)/Makefile_RTAX.inc
6 include $(VHDLIB)/boards/$(BOARD)/Makefile_RTAX.inc
7 DEVICE=$(PART)-$(PACKAGE)$(SPEED)
7 DEVICE=$(PART)-$(PACKAGE)$(SPEED)
8 UCF=
8 UCF=
9 QSF=
9 QSF=
10 EFFORT=high
10 EFFORT=high
11 XSTOPT=
11 XSTOPT=
12 SYNPOPT=
12 SYNPOPT=
13 VHDLSYNFILES=
13 VHDLSYNFILES=
14 VHDLSIMFILES= tb.vhd
14 VHDLSIMFILES= tb.vhd
15 SIMTOP=testbench
15 SIMTOP=testbench
16 CLEAN=soft-clean
16 CLEAN=soft-clean
17
17
18 TECHLIBS = axcelerator
18 TECHLIBS = axcelerator
19
19
20 LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
20 LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
21 tmtc openchip hynix ihp gleichmann micron usbhc opencores fmf ftlib gsi
21 tmtc openchip hynix ihp gleichmann micron usbhc opencores fmf ftlib gsi
22
22
23 DIRSKIP = b1553 pcif leon2 leon3v3 leon2ft crypto satcan ddr usb ata i2c \
23 DIRSKIP = b1553 pcif leon2 leon3v3 leon2ft crypto satcan ddr usb ata i2c \
24 pci grusbhc haps slink ascs can pwm greth coremp7 spi ac97 srmmu atf \
24 pci grusbhc haps slink ascs can pwm greth coremp7 spi ac97 srmmu atf \
25 grlfpc \
25 grlfpc \
26 ./dsp/lpp_fft_rtax \
26 ./dsp/lpp_fft_rtax \
27 ./amba_lcd_16x2_ctrlr \
27 ./amba_lcd_16x2_ctrlr \
28 ./general_purpose/lpp_AMR \
28 ./general_purpose/lpp_AMR \
29 ./general_purpose/lpp_balise \
29 ./general_purpose/lpp_balise \
30 ./general_purpose/lpp_delay \
30 ./general_purpose/lpp_delay \
31 ./lpp_bootloader \
31 ./lpp_bootloader \
32 ./lfr_management \
32 ./lfr_management \
33 ./lpp_sim/CY7C1061DV33 \
33 ./lpp_sim/CY7C1061DV33 \
34 ./lpp_cna \
34 ./lpp_cna \
35 ./lpp_uart \
35 ./lpp_uart \
36 ./lpp_usb \
36 ./lpp_usb \
37 ./dsp/lpp_fft \
37 ./dsp/lpp_fft \
38 ./lpp_leon3_soc \
38 ./lpp_leon3_soc \
39 ./lpp_debug_lfr
39 ./lpp_debug_lfr
40
40
41 FILESKIP = i2cmst.vhd \
41 FILESKIP = i2cmst.vhd \
42 APB_MULTI_DIODE.vhd \
42 APB_MULTI_DIODE.vhd \
43 APB_MULTI_DIODE.vhd \
43 APB_MULTI_DIODE.vhd \
44 Top_MatrixSpec.vhd \
44 Top_MatrixSpec.vhd \
45 APB_FFT.vhd \
45 APB_FFT.vhd \
46 lpp_lfr_ms_FFT.vhd \
46 lpp_lfr_ms_FFT.vhd \
47 lpp_lfr_apbreg.vhd \
47 lpp_lfr_apbreg.vhd \
48 CoreFFT.vhd \
48 CoreFFT.vhd \
49 lpp_lfr_ms.vhd \
49 lpp_lfr_ms.vhd \
50 lpp_lfr_sim_pkg.vhd \
50 lpp_lfr_sim_pkg.vhd \
51 mtie_maps.vhd \
51 mtie_maps.vhd \
52 ftsrctrlc.vhd \
52 ftsrctrlc.vhd \
53 ftsdctrl.vhd \
53 ftsdctrl.vhd \
54 ftsrctrl8.vhd \
54 ftsrctrl8.vhd \
55 ftmctrl.vhd \
55 ftmctrl.vhd \
56 ftsdctrl64.vhd \
56 ftsdctrl64.vhd \
57 ftahbram.vhd \
57 ftahbram.vhd \
58 ftahbram2.vhd \
58 ftahbram2.vhd \
59 sramft.vhd \
59 sramft.vhd \
60 nandfctrlx.vhd
60 nandfctrlx.vhd
61
61
62 include $(GRLIB)/bin/Makefile
62 include $(GRLIB)/bin/Makefile
63 include $(GRLIB)/software/leon3/Makefile
63 include $(GRLIB)/software/leon3/Makefile
64 ################## project specific targets ##########################
64 ################## project specific targets ##########################
65 distclean:myclean
65 distclean:myclean
66
66
67 myclean:
67 myclean:
68 rm -f input.txt output_f*.txt *.log
68 rm -f input.txt output_f*.txt *.log
69 rm -rf ./2016*
69 rm -rf ./2016*
70 rm -f ./RAM*.txt run.do
70 rm -f ./RAM*.txt run.do
71
71
72 generate :
72 generate :
73 python ./generate.py
73 python ./generate.py
74
74
75 archivate:
75 archivate:
76 python ./archivate.py
76 python ./archivate.py
77
77
78 test: test-vsim
78 test: test-vsim
79
79
80 test-vsim: custom-vsim-run archivate
80 test-vsim: custom-vsim-run archivate
81
81
82 re-run-vsim: vsim run.do RAM1.txt RAM2.txt RAM3.txt RAM4.txt RAM5.txt RAM6.txt input.txt
83 vsim -c -do run.do
84
82 custom-vsim-run: | vsim generate
85 custom-vsim-run: | vsim generate
83 vsim -c -do run.do
86 vsim -c -do run.do
84
87
85
88
General Comments 0
You need to be logged in to leave comments. Login now