##// END OF EJS Templates
temp : update ADC driver...
temp : update ADC driver - conversion part clocked by clk_49 (49.152 MHz) - cnv_clk = clk_49.152/100 with duty cycle of 50% - 3 period for each Ren, - Data sampling during the 2nd cycle of Ren, - each 2 data input, 1 data output (@)

File last commit:

r500:50f24bdc968c JC
r594:a9702b7364d2 simu_with_Leon3
Show More
run_calc.vhd
10 lines | 100 B | text/x-vhdl | VhdlLexer
pellion
Correction du CIC (probleme d'ecriture des datas des COMB 256)
r500 vcom -quiet -93 -work work tb_calc.vhd
vsim work.testbench
log -r *
do wave_calc.do
run -all