HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · designs/UT8ER1M32-test-board/Makefile

MiniSpartan6:...

MiniSpartan6: added ftdi chip config to switch between UART and Async FIFO. added few WIP designs with either spwlight core, FIFO_deom IP... Libs: added SpaceWire Light IP (Works really well!) started design of ahb_ftdi_fifo -> same protocol than AHBUART but over FTDI's Async FIFO interface. This might lead to much faster transfers UP to 12MB/s.

pellion - - Load All Authors

File last commit:

r619:b515d4c55e1d simu_with_Leon3


                r681:9d85f9f8f05a

default

Download file

             Makefile
        
                    59 lines
            
             | 1.5 KiB
            
                | text/x-makefile
            
             |
                MakefileLexer
            
             / designs / UT8ER1M32-test-board / Makefile
          
                    History
                
                 |
                  Source
                 | Raw
                 |Copy content
                 |Copy permalink

        pellion
    
Preliminary working IAP Memctrlr integration....

              r483
            
      VHDLIB=../..

      SCRIPTSDIR=$(VHDLIB)/scripts/

      GRLIB := $(shell sh $(VHDLIB)/scripts/lpp_relpath.sh)

      TOP=UT8ER1M32_test_board_top

      BOARD=UT8ER1M32-test-board

      include $(VHDLIB)/boards/$(BOARD)/Makefile.inc

      DEVICE=$(PART)-$(PACKAGE)$(SPEED)

      UCF=$(VHDLIB)/boards/$(BOARD)/$(TOP).ucf

      QSF=$(VHDLIB)/boards/$(BOARD)/$(TOP).qsf

      EFFORT=high

      XSTOPT=

      SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"

      VHDLSYNFILES=	UT8ER1M32-test-board_top.vhd

      PDC=$(VHDLIB)/boards/$(BOARD)/default.pdc

      BITGEN=$(VHDLIB)/boards/$(BOARD)/default.ut

      CLEAN=soft-clean

      TECHLIBS = proasic3e

      LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \

      	tmtc openchip hynix ihp gleichmann micron usbhc

      DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \

      	pci grusbhc haps slink ascs pwm coremp7 spi ac97 \

      	./amba_lcd_16x2_ctrlr \

      	./general_purpose/lpp_AMR \

      	./general_purpose/lpp_balise \

      	./general_purpose/lpp_delay \

      	./dsp/lpp_fft \

      	./lpp_bootloader \

      	./lpp_cna \

      	./lpp_demux \

      	./lpp_matrix \

      	./lpp_uart \

      	./lpp_usb \

      	./lpp_Header \

      	./lpp_sim \

      	./lpp_lfr_pkg \

      	./lpp_debug_lfr_pkg \

        pellion
    
save x.1.85

              r619
            
      	./lpp_top_lfr \

      	./lfr_management

        pellion
    
Preliminary working IAP Memctrlr integration....

              r483
            
      FILESKIP =lpp_lfr_ms.vhd \

      	i2cmst.vhd \

      	APB_MULTI_DIODE.vhd \

      	APB_SIMPLE_DIODE.vhd \

      	Top_MatrixSpec.vhd \

      	APB_FFT.vhd \

      	async_1Mx16.vhd \

      	CY7C1061DV33.vhd

      include $(GRLIB)/bin/Makefile

      include $(GRLIB)/software/leon3/Makefile

      ##################  project specific targets ##########################

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

pellion Preliminary working IAP Memctrlr integration....	r483	VHDLIB=../..
		SCRIPTSDIR=$(VHDLIB)/scripts/
		GRLIB := $(shell sh $(VHDLIB)/scripts/lpp_relpath.sh)
		TOP=UT8ER1M32_test_board_top
		BOARD=UT8ER1M32-test-board
		include $(VHDLIB)/boards/$(BOARD)/Makefile.inc
		DEVICE=$(PART)-$(PACKAGE)$(SPEED)
		UCF=$(VHDLIB)/boards/$(BOARD)/$(TOP).ucf
		QSF=$(VHDLIB)/boards/$(BOARD)/$(TOP).qsf
		EFFORT=high
		XSTOPT=
		SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
		VHDLSYNFILES= UT8ER1M32-test-board_top.vhd

		PDC=$(VHDLIB)/boards/$(BOARD)/default.pdc
		BITGEN=$(VHDLIB)/boards/$(BOARD)/default.ut
		CLEAN=soft-clean

		TECHLIBS = proasic3e

		LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
		tmtc openchip hynix ihp gleichmann micron usbhc

		DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \
		pci grusbhc haps slink ascs pwm coremp7 spi ac97 \
		./amba_lcd_16x2_ctrlr \
		./general_purpose/lpp_AMR \
		./general_purpose/lpp_balise \
		./general_purpose/lpp_delay \
		./dsp/lpp_fft \
		./lpp_bootloader \
		./lpp_cna \
		./lpp_demux \
		./lpp_matrix \
		./lpp_uart \
		./lpp_usb \
		./lpp_Header \
		./lpp_sim \
		./lpp_lfr_pkg \
		./lpp_debug_lfr_pkg \
pellion save x.1.85	r619	./lpp_top_lfr \
		./lfr_management
pellion Preliminary working IAP Memctrlr integration....	r483
		FILESKIP =lpp_lfr_ms.vhd \
		i2cmst.vhd \
		APB_MULTI_DIODE.vhd \
		APB_SIMPLE_DIODE.vhd \
		Top_MatrixSpec.vhd \
		APB_FFT.vhd \
		async_1Mx16.vhd \
		CY7C1061DV33.vhd



		include $(GRLIB)/bin/Makefile
		include $(GRLIB)/software/leon3/Makefile

		################## project specific targets ##########################