##// END OF EJS Templates
add LFR-em constraint files
add LFR-em constraint files

File last commit:

r618:12ec00ce062e simu_with_Leon3
r633:9c49c68bfb1a simu_with_Leon3
Show More
Makefile
53 lines | 1.6 KiB | text/x-makefile | MakefileLexer
pellion
TOP_LFR with MS and WFP
r305 VHDLIB=../..
SCRIPTSDIR=$(VHDLIB)/scripts/
GRLIB := $(shell sh $(VHDLIB)/scripts/lpp_relpath.sh)
TOP=MINI_LFR_top
BOARD=MINI-LFR
include $(VHDLIB)/boards/$(BOARD)/Makefile.inc
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
UCF=$(VHDLIB)/boards/$(BOARD)/$(TOP).ucf
QSF=$(VHDLIB)/boards/$(BOARD)/$(TOP).qsf
EFFORT=high
XSTOPT=
SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
pellion
Simu MINI-LFR_WFP_MS ...
r458 VHDLSYNFILES= MINI_LFR_top.vhd
VHDLSIMFILES= testbench.vhd
SIMTOP=testbench
pellion
LFR-EQM (edn file send to Altran)
r618 ##PDC=$(VHDLIB)/boards/$(BOARD)/default.pdc
pellion
Add SDC constraint files for MINI-LFR board....
r419 ##SDC=$(VHDLIB)/boards/$(BOARD)/default.sdc
pellion
LFR-EQM (edn file send to Altran)
r618 PDC=$(VHDLIB)/boards/$(BOARD)/no_uart.pdc
pellion
Update SDC for the MINI-LFR boards
r560 SDCFILE=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_synthesis.sdc
pellion
Add SDC constraint files for MINI-LFR board....
r419 SDC=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_place_and_route.sdc
pellion
TOP_LFR with MS and WFP
r305 BITGEN=$(VHDLIB)/boards/$(BOARD)/default.ut
CLEAN=soft-clean
TECHLIBS = proasic3e
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
tmtc openchip hynix ihp gleichmann micron usbhc
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \
pci grusbhc haps slink ascs pwm coremp7 spi ac97 \
./amba_lcd_16x2_ctrlr \
./general_purpose/lpp_AMR \
./general_purpose/lpp_balise \
./general_purpose/lpp_delay \
./lpp_bootloader \
./lpp_uart \
./lpp_usb \
pellion
Save
r399 ./dsp/lpp_fft_rtax \
pellion
TOP_LFR with MS and WFP
r305 ./lpp_sim/CY7C1061DV33 \
FILESKIP =i2cmst.vhd \
APB_MULTI_DIODE.vhd \
APB_SIMPLE_DIODE.vhd \
Top_MatrixSpec.vhd \
pellion
Simu MINI-LFR_WFP_MS ...
r458 APB_FFT.vhd \
pellion
LFR-em
r460 CoreFFT_simu.vhd \
pellion
LFR-EM and MINI-LFR x.1.64
r550 lpp_lfr_apbreg_simu.vhd
pellion
TOP_LFR with MS and WFP
r305
include $(GRLIB)/bin/Makefile
include $(GRLIB)/software/leon3/Makefile
################## project specific targets ##########################