##// END OF EJS Templates
Correction de la FSM qui regule les données entrant dans la FFT
Correction de la FSM qui regule les données entrant dans la FFT

File last commit:

r219:df1aff8cd31b alexis
r557:7faec0eb9fbb (MINI-LFR) WFP_MS-0-1-67 (LFR-EM) WFP_MS_1-1-67 JC
Show More
Word_Cntr.vhd
74 lines | 1.1 KiB | text/x-vhdl | VhdlLexer
ICI rockets designs added
r168 -- Word_Cntr.vhd
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity Word_Cntr is
generic(WordSize :integer := 8 ;N : integer := 144);
port(
Sclk : in std_logic;
reset : in std_logic;
WordClk : out std_logic;
Cnt_out : out integer range 0 to N-1
);
end entity;
architecture ar_Word_Cntr of Word_Cntr is
signal Cnt_int : integer range 0 to N-1 := 0;
signal Wcnt : integer range 0 to WordSize -1 ;
begin
Cnt_out <= Cnt_int;
process(Sclk,reset)
begin
if reset = '0' then
Cnt_int <= 0;
Wcnt <= 0;
WordClk <= '0';
elsif Sclk'event and Sclk = '1' then
if Wcnt = WordSize - 1 then
Alexis Jeandet
ICI4 EGSE now working, need some more cleaning.
r219 if Cnt_int = N-1 then
Cnt_int <= 0;
else
Cnt_int <= Cnt_int + 1;
end if;
ICI rockets designs added
r168 Wcnt <= 0;
WordClk <= '1';
else
Wcnt <= Wcnt + 1;
WordClk <= '0';
end if;
end if;
end process;
end ar_Word_Cntr;