APB_UART.vhd
147 lines
| 5.0 KiB
| text/x-vhdl
|
VhdlLexer
Alexis
|
r19 | ------------------------------------------------------------------------------ | ||
-- This file is a part of the LPP VHDL IP LIBRARY | ||||
-- Copyright (C) 2009 - 2010, Laboratory of Plasmas Physic - CNRS | ||||
-- | ||||
-- This program is free software; you can redistribute it and/or modify | ||||
-- it under the terms of the GNU General Public License as published by | ||||
-- the Free Software Foundation; either version 3 of the License, or | ||||
-- (at your option) any later version. | ||||
-- | ||||
-- This program is distributed in the hope that it will be useful, | ||||
-- but WITHOUT ANY WARRANTY; without even the implied warranty of | ||||
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | ||||
-- GNU General Public License for more details. | ||||
-- | ||||
-- You should have received a copy of the GNU General Public License | ||||
-- along with this program; if not, write to the Free Software | ||||
-- Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | ||||
martin
|
r40 | ------------------------------------------------------------------------------ | ||
-- Author : Martin Morlot | ||||
-- Mail : martin.morlot@lpp.polytechnique.fr | ||||
------------------------------------------------------------------------------ | ||||
Alexis
|
r19 | library ieee; | ||
use ieee.std_logic_1164.all; | ||||
library grlib; | ||||
use grlib.amba.all; | ||||
use grlib.stdlib.all; | ||||
use grlib.devices.all; | ||||
library lpp; | ||||
use lpp.lpp_amba.all; | ||||
Alexis
|
r37 | use lpp.apb_devices_list.all; | ||
Alexis
|
r19 | use lpp.lpp_uart.all; | ||
alexis
|
r67 | --! This is an APB UART you should use it with a processor as UART and drive it with its register over AMBA bus. | ||
--! \author Martin Morlot martin.morlot@lpp.polytechnique.fr | ||||
martin
|
r40 | |||
Alexis
|
r19 | entity APB_UART is | ||
generic ( | ||||
pindex : integer := 0; | ||||
paddr : integer := 0; | ||||
pmask : integer := 16#fff#; | ||||
pirq : integer := 0; | ||||
abits : integer := 8; | ||||
Data_sz : integer := 8); | ||||
port ( | ||||
alexis
|
r67 | clk : in std_logic; --! System clock | ||
rst : in std_logic; --! System reset | ||||
apbi : in apb_slv_in_type; --! APB input signals see grlib.amba package | ||||
apbo : out apb_slv_out_type; --! APB input signals see grlib.amba package | ||||
TXD : out std_logic; --! UART Transmission pin | ||||
RXD : in std_logic --! UART Reception pin | ||||
Alexis
|
r19 | ); | ||
end APB_UART; | ||||
architecture ar_APB_UART of APB_UART is | ||||
constant REVISION : integer := 1; | ||||
constant pconfig : apb_config_type := ( | ||||
0 => ahb_device_reg (VENDOR_LPP, LPP_UART, 0, REVISION, 0), | ||||
1 => apb_iobar(paddr, pmask)); | ||||
signal NwData : std_logic; | ||||
signal ACK : std_logic; | ||||
signal Capture : std_logic; | ||||
signal Send : std_logic; | ||||
signal Sended : std_logic; | ||||
type UART_ctrlr_Reg is record | ||||
martin
|
r40 | UART_Cfg : std_logic_vector(2 downto 0); | ||
Alexis
|
r19 | UART_Wdata : std_logic_vector(7 downto 0); | ||
UART_Rdata : std_logic_vector(7 downto 0); | ||||
UART_BTrig : std_logic_vector(11 downto 0); | ||||
end record; | ||||
signal Rec : UART_ctrlr_Reg; | ||||
martin
|
r29 | signal Rdata : std_logic_vector(31 downto 0); | ||
martin
|
r40 | signal temp_ND : std_logic; | ||
Alexis
|
r19 | |||
begin | ||||
Capture <= Rec.UART_Cfg(0); | ||||
martin
|
r40 | Rec.UART_Cfg(1) <= Sended; | ||
Rec.UART_Cfg(2) <= NwData; | ||||
Alexis
|
r19 | |||
martin
|
r62 | COM0 : UART | ||
Alexis
|
r19 | generic map (Data_sz) | ||
port map (clk,rst,TXD,RXD,Capture,NwData,ACK,Send,Sended,Rec.UART_BTrig,Rec.UART_Rdata,Rec.UART_Wdata); | ||||
process(rst,clk) | ||||
begin | ||||
if(rst='0')then | ||||
Rec.UART_Wdata <= (others => '0'); | ||||
martin
|
r29 | |||
Alexis
|
r19 | |||
martin
|
r40 | elsif(clk'event and clk='1')then | ||
temp_ND <= NwData; | ||||
if(NwData='1' and temp_ND='1')then | ||||
ACK <= '1'; | ||||
else | ||||
ACK <= '0'; | ||||
end if; | ||||
Alexis
|
r19 | |||
--APB Write OP | ||||
if (apbi.psel(pindex) and apbi.penable and apbi.pwrite) = '1' then | ||||
Alexis
|
r35 | case apbi.paddr(7 downto 2) is | ||
Alexis
|
r19 | when "000000" => | ||
martin
|
r40 | Rec.UART_Cfg(0) <= apbi.pwdata(0); | ||
Alexis
|
r19 | when "000001" => | ||
martin
|
r40 | Rec.UART_Wdata(7 downto 0) <= apbi.pwdata(7 downto 0); | ||
Send <= '1'; | ||||
Alexis
|
r19 | when others => | ||
null; | ||||
end case; | ||||
martin
|
r40 | else | ||
Send <= '0'; | ||||
Alexis
|
r19 | end if; | ||
--APB READ OP | ||||
martin
|
r29 | if (apbi.psel(pindex) and (not apbi.pwrite)) = '1' then | ||
Alexis
|
r35 | case apbi.paddr(7 downto 2) is | ||
Alexis
|
r19 | when "000000" => | ||
martin
|
r40 | Rdata(3 downto 0) <= "000" & Rec.UART_Cfg(0); | ||
Rdata(7 downto 4) <= "000" & Rec.UART_Cfg(1); | ||||
Rdata(11 downto 8) <= "000" & Rec.UART_Cfg(2); | ||||
Rdata(19 downto 12) <= X"EE"; | ||||
Rdata(31 downto 20) <= Rec.UART_BTrig; | ||||
Alexis
|
r19 | when "000001" => | ||
martin
|
r40 | Rdata(31 downto 8) <= X"EEEEEE"; | ||
martin
|
r29 | Rdata(7 downto 0) <= Rec.UART_Wdata; | ||
Alexis
|
r19 | when "000010" => | ||
martin
|
r40 | Rdata(31 downto 8) <= X"EEEEEE"; | ||
martin
|
r29 | Rdata(7 downto 0) <= Rec.UART_Rdata; | ||
Alexis
|
r19 | when others => | ||
martin
|
r29 | Rdata <= (others => '0'); | ||
Alexis
|
r19 | end case; | ||
end if; | ||||
end if; | ||||
apbo.pconfig <= pconfig; | ||||
end process; | ||||
martin
|
r29 | apbo.prdata <= Rdata when apbi.penable = '1'; | ||
Alexis
|
r19 | end ar_APB_UART; | ||