##// END OF EJS Templates
EM Design : GRSPW 2 ports, WFP, FILTER, BW/SP/R OK...
EM Design : GRSPW 2 ports, WFP, FILTER, BW/SP/R OK (Redmine : 2013-07-22-leon3mp-grspw-wfrm.pdb)

File last commit:

r193:16c5d6a814b5 JC
r201:afe160da7247 JC
Show More
Makefile.inc
19 lines | 316 B | text/x-povray | MakefileLexer
PACKAGE=\"\"
SPEED=Std
SYNFREQ=50
TECHNOLOGY=ProASIC3E
LIBERO_DIE=IT14X14M4
PART=A3PE3000
DESIGNER_VOLTAGE=COM
DESIGNER_TEMP=COM
DESIGNER_PACKAGE=FBGA
DESIGNER_PINS=324
MANUFACTURER=Actel
MGCTECHNOLOGY=Proasic3
MGCPART=$(PART)
MGCPACKAGE= {$(DESIGNER_PINS) $(DESIGNER_PACKAGE)}
LIBERO_PACKAGE=fg$(DESIGNER_PINS)