##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » VHD_Lib
RSS

Clone from https://hephaistos.lpp.polytechnique.fr/rhodecode/HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib

EM Design : GRSPW 2 ports, WFP, FILTER, BW/SP/R OK...
EM Design : GRSPW 2 ports, WFP, FILTER, BW/SP/R OK (Redmine : 2013-07-22-leon3mp-grspw-wfrm.pdb)
jeandet - - Load All Authors

File last commit:

r129:8459a437c1f1 alexis
r201:afe160da7247 JC
Show More
fpga.cmd
7 lines | 143 B | application/x-dos-batch | BatchLexer
/ boards / ICI4-main-BD / fpga.cmd
History | Annotation | Raw |Copy content |Copy permalink
setMode -bs
setCable -port auto
Identify
identifyMPM
assignFile -p 2 -file "xilinx-sp605-xc6slx45t.bit"
Program -p 2 -defaultVersion 0
quit