@@ -0,0 +1,128 | |||||
|
1 | ################################################################################ | |||
|
2 | # SDC WRITER VERSION "3.1"; | |||
|
3 | # DESIGN "LFR_EQM"; | |||
|
4 | # Timing constraints scenario: "Primary"; | |||
|
5 | # DATE "Fri Apr 24 16:02:16 2015"; | |||
|
6 | # VENDOR "Actel"; | |||
|
7 | # PROGRAM "Actel Designer Software Release v9.1 SP5"; | |||
|
8 | # VERSION "9.1.5.1" Copyright (C) 1989-2012 Actel Corp. | |||
|
9 | ################################################################################ | |||
|
10 | ||||
|
11 | ||||
|
12 | set sdc_version 1.7 | |||
|
13 | ||||
|
14 | ||||
|
15 | ######## Clock Constraints ######## | |||
|
16 | ||||
|
17 | create_clock -name { clk50MHz } -period 20.000 -waveform { 0.000 10.000 } { clk50MHz } | |||
|
18 | ||||
|
19 | create_clock -name { clk49_152MHz } -period 20.345 -waveform { 0.000 10.172 } { clk49_152MHz } | |||
|
20 | ||||
|
21 | create_clock -name { clk_25:Q } -period 40.000 -waveform { 0.000 20.000 } { clk_25:Q } | |||
|
22 | ||||
|
23 | create_clock -name { clk_24:Q } -period 40.690 -waveform { 0.000 20.345 } { clk_24:Q } | |||
|
24 | ||||
|
25 | create_clock -name { spw_inputloop.1.spw_phy0/rxclki_RNO:Y } -period 100.000 -waveform { 0.000 50.000 } { spw_inputloop.1.spw_phy0/rxclki_RNO:Y } | |||
|
26 | ||||
|
27 | create_clock -name { spw_inputloop.0.spw_phy0/rxclki_RNO:Y } -period 100.000 -waveform { 0.000 50.000 } { spw_inputloop.0.spw_phy0/rxclki_RNO:Y } | |||
|
28 | ||||
|
29 | ||||
|
30 | ||||
|
31 | ######## Generated Clock Constraints ######## | |||
|
32 | ||||
|
33 | ||||
|
34 | ||||
|
35 | ######## Clock Source Latency Constraints ######### | |||
|
36 | ||||
|
37 | ||||
|
38 | ||||
|
39 | ######## Input Delay Constraints ######## | |||
|
40 | ||||
|
41 | set_input_delay 0.000 -clock { clk_25:Q } [get_ports { data[0] data[10] data[11] data[12] data[13] data[14] data[15] data[16] data[17] data[18] data[19] data[1] data[20] data[21] data[22] data[23] data[24] data[25] data[26] data[27] data[28] data[29] data[2] data[30] data[31] data[3] data[4] data[5] data[6] data[7] data[8] data[9] }] | |||
|
42 | set_max_delay 30.000 -from [get_ports { data[0] data[10] data[11] data[12] data[13] data[14] \ | |||
|
43 | data[15] data[16] data[17] data[18] data[19] data[1] data[20] data[21] data[22] data[23] \ | |||
|
44 | data[24] data[25] data[26] data[27] data[28] data[29] data[2] data[30] data[31] data[3] \ | |||
|
45 | data[4] data[5] data[6] data[7] data[8] data[9] }] -to [get_clocks {clk_25:Q}] | |||
|
46 | set_min_delay 0.000 -from [get_ports { data[0] data[10] data[11] data[12] data[13] data[14] \ | |||
|
47 | data[15] data[16] data[17] data[18] data[19] data[1] data[20] data[21] data[22] data[23] \ | |||
|
48 | data[24] data[25] data[26] data[27] data[28] data[29] data[2] data[30] data[31] data[3] \ | |||
|
49 | data[4] data[5] data[6] data[7] data[8] data[9] }] -to [get_clocks {clk_25:Q}] | |||
|
50 | ||||
|
51 | set_input_delay 0.000 -clock { clk_25:Q } [get_ports { nSRAM_BUSY }] | |||
|
52 | set_max_delay 10.000 -from [get_ports { nSRAM_BUSY }] -to [get_clocks {clk_25:Q}] | |||
|
53 | set_min_delay 0.000 -from [get_ports { nSRAM_BUSY }] -to [get_clocks {clk_25:Q}] | |||
|
54 | ||||
|
55 | ||||
|
56 | ||||
|
57 | ######## Output Delay Constraints ######## | |||
|
58 | ||||
|
59 | set_output_delay 0.000 -clock { clk_25:Q } [get_ports { data[0] data[10] data[11] data[12] data[13] data[14] data[15] data[16] data[17] data[18] data[19] data[1] data[20] data[21] data[22] data[23] data[24] data[25] data[26] data[27] data[28] data[29] data[2] data[30] data[31] data[3] data[4] data[5] data[6] data[7] data[8] data[9] }] | |||
|
60 | set_max_delay 10.000 -from [get_clocks {clk_25:Q}] -to [get_ports { data[0] data[10] data[11] \ | |||
|
61 | data[12] data[13] data[14] data[15] data[16] data[17] data[18] data[19] data[1] data[20] \ | |||
|
62 | data[21] data[22] data[23] data[24] data[25] data[26] data[27] data[28] data[29] data[2] \ | |||
|
63 | data[30] data[31] data[3] data[4] data[5] data[6] data[7] data[8] data[9] }] | |||
|
64 | set_min_delay 0.000 -from [get_clocks {clk_25:Q}] -to [get_ports { data[0] data[10] data[11] \ | |||
|
65 | data[12] data[13] data[14] data[15] data[16] data[17] data[18] data[19] data[1] data[20] \ | |||
|
66 | data[21] data[22] data[23] data[24] data[25] data[26] data[27] data[28] data[29] data[2] \ | |||
|
67 | data[30] data[31] data[3] data[4] data[5] data[6] data[7] data[8] data[9] }] | |||
|
68 | ||||
|
69 | set_output_delay 0.000 -clock { clk_25:Q } [get_ports { address[0] address[10] address[11] address[12] address[13] address[14] address[15] address[16] address[17] address[18] address[1] address[2] address[3] address[4] address[5] address[6] address[7] address[8] address[9] }] | |||
|
70 | set_max_delay 20.000 -from [get_clocks {clk_25:Q}] -to [get_ports { address[0] address[10] \ | |||
|
71 | address[11] address[12] address[13] address[14] address[15] address[16] address[17] \ | |||
|
72 | address[18] address[1] address[2] address[3] address[4] address[5] address[6] \ | |||
|
73 | address[7] address[8] address[9] }] | |||
|
74 | set_min_delay 0.000 -from [get_clocks {clk_25:Q}] -to [get_ports { address[0] address[10] \ | |||
|
75 | address[11] address[12] address[13] address[14] address[15] address[16] address[17] \ | |||
|
76 | address[18] address[1] address[2] address[3] address[4] address[5] address[6] \ | |||
|
77 | address[7] address[8] address[9] }] | |||
|
78 | ||||
|
79 | set_output_delay 0.000 -clock { clk_25:Q } [get_ports { nSRAM_E1 nSRAM_E2 nSRAM_W }] | |||
|
80 | set_max_delay 20.000 -from [get_clocks {clk_25:Q}] -to [get_ports { nSRAM_E1 nSRAM_E2 nSRAM_W }] | |||
|
81 | set_min_delay 0.000 -from [get_clocks {clk_25:Q}] -to [get_ports { nSRAM_E1 nSRAM_E2 nSRAM_W }] | |||
|
82 | ||||
|
83 | set_output_delay 0.000 -clock { clk_25:Q } [get_ports { nSRAM_G }] | |||
|
84 | set_max_delay 30.000 -from [get_clocks {clk_25:Q}] -to [get_ports { nSRAM_G }] | |||
|
85 | set_min_delay 0.000 -from [get_clocks {clk_25:Q}] -to [get_ports { nSRAM_G }] | |||
|
86 | ||||
|
87 | set_output_delay 0.000 -clock { clk_25:Q } [get_ports { nSRAM_MBE }] | |||
|
88 | set_max_delay 20.000 -from [get_clocks {clk_25:Q}] -to [get_ports { nSRAM_MBE }] | |||
|
89 | set_min_delay 0.000 -from [get_clocks {clk_25:Q}] -to [get_ports { nSRAM_MBE }] | |||
|
90 | ||||
|
91 | ||||
|
92 | ||||
|
93 | ######## Delay Constraints ######## | |||
|
94 | ||||
|
95 | set_max_delay 4.000 -from [get_ports { clk50MHz ADC_data spw2_sin spw2_din spw1_sin spw1_din \ | |||
|
96 | nSRAM_BUSY data TAG2 TAG1 reset clk49_152MHz }] -to [get_clocks \ | |||
|
97 | {spw_inputloop.0.spw_phy0/rxclki_RNO:Y}] | |||
|
98 | ||||
|
99 | set_max_delay 4.000 -from [get_ports { clk50MHz ADC_data spw2_sin spw2_din spw1_sin spw1_din \ | |||
|
100 | nSRAM_BUSY data TAG2 TAG1 reset clk49_152MHz }] -to [get_clocks \ | |||
|
101 | {spw_inputloop.1.spw_phy0/rxclki_RNO:Y}] | |||
|
102 | ||||
|
103 | ||||
|
104 | ||||
|
105 | ######## Delay Constraints ######## | |||
|
106 | ||||
|
107 | ||||
|
108 | ||||
|
109 | ######## Multicycle Constraints ######## | |||
|
110 | ||||
|
111 | ||||
|
112 | ||||
|
113 | ######## False Path Constraints ######## | |||
|
114 | ||||
|
115 | ||||
|
116 | ||||
|
117 | ######## Output load Constraints ######## | |||
|
118 | ||||
|
119 | ||||
|
120 | ||||
|
121 | ######## Disable Timing Constraints ######### | |||
|
122 | ||||
|
123 | ||||
|
124 | ||||
|
125 | ######## Clock Uncertainty Constraints ######### | |||
|
126 | ||||
|
127 | ||||
|
128 |
@@ -37,3 +37,10 create_clock -period 100.00 {spw_inputlo | |||||
37 | create_clock -period 100.00 {spw_inputloop.0.spw_phy0/rxclki_RNO:Y} |
|
37 | create_clock -period 100.00 {spw_inputloop.0.spw_phy0/rxclki_RNO:Y} | |
38 | set_max_delay 4.00 -from [all_inputs] -to [get_clocks spw_inputloop.0.spw_phy0/rxclki_RNO:Y] |
|
38 | set_max_delay 4.00 -from [all_inputs] -to [get_clocks spw_inputloop.0.spw_phy0/rxclki_RNO:Y] | |
39 | set_max_delay 4.00 -from [all_inputs] -to [get_clocks spw_inputloop.1.spw_phy0/rxclki_RNO:Y] |
|
39 | set_max_delay 4.00 -from [all_inputs] -to [get_clocks spw_inputloop.1.spw_phy0/rxclki_RNO:Y] | |
|
40 | ||||
|
41 | ## set_io nSRAM_MBE -pinname E4 -fixed yes -DIRECTION Inout | |||
|
42 | ## set_io nSRAM_E1 -pinname D1 -fixed yes -DIRECTION Inout | |||
|
43 | ## set_io nSRAM_E2 -pinname C1 -fixed yes -DIRECTION Inout | |||
|
44 | ## set_io nSRAM_W -pinname D4 -fixed yes -DIRECTION Inout ## > max 20ns | |||
|
45 | ## set_io nSRAM_G -pinname E1 -fixed yes -DIRECTION Inout | |||
|
46 | ## set_io nSRAM_BUSY -pinname F4 -fixed yes -DIRECTION Inout |
General Comments 0
You need to be logged in to leave comments.
Login now