##// END OF EJS Templates
Update SDC constraint for LFR-EM board
Update SDC constraint for LFR-EM board

File last commit:

r421:cf60fdce960b JC
r421:cf60fdce960b JC
Show More
Makefile
56 lines | 1.6 KiB | text/x-makefile | MakefileLexer
pellion
up
r340 #GRLIB=../..
VHDLIB=../..
SCRIPTSDIR=$(VHDLIB)/scripts/
GRLIB := $(shell sh $(VHDLIB)/scripts/lpp_relpath.sh)
TOP=LFR_em
BOARD=em-LeonLPP-A3PE3kL-v3-core1
include $(VHDLIB)/boards/$(BOARD)/Makefile.inc
DEVICE=$(PART)-$(PACKAGE)$(SPEED)
UCF=$(GRLIB)/boards/$(BOARD)/$(TOP).ucf
QSF=$(GRLIB)/boards/$(BOARD)/$(TOP).qsf
EFFORT=high
XSTOPT=
SYNPOPT="set_option -pipe 0; set_option -retiming 0; set_option -write_apr_constraint 0"
#VHDLSYNFILES=config.vhd ahbrom.vhd leon3mp.vhd
#VHDLSYNFILES=config.vhd leon3mp.vhd
VHDLSYNFILES=LFR-em.vhd
#VHDLSIMFILES=testbench.vhd
#SIMTOP=testbench
#SDCFILE=$(GRLIB)/boards/$(BOARD)/synplify.sdc
#SDC=$(GRLIB)/boards/$(BOARD)/leon3mp.sdc
PDC=$(VHDLIB)/boards/$(BOARD)/em-LeonLPP-A3PE3kL.pdc
pellion
Update SDC constraint for LFR-EM board
r421
SDCFILE=$(VHDLIB)/boards/$(BOARD)/LFR_EM_synthesis.sdc
SDC=$(VHDLIB)/boards/$(BOARD)/LFR_EM_place_and_route.sdc
pellion
up
r340 BITGEN=$(VHDLIB)/boards/$(BOARD)/default.ut
CLEAN=soft-clean
TECHLIBS = proasic3e
LIBSKIP = core1553bbc core1553brm core1553brt gr1553 corePCIF \
tmtc openchip hynix ihp gleichmann micron usbhc
DIRSKIP = b1553 pcif leon2 leon2ft crypto satcan ddr usb ata i2c \
pci grusbhc haps slink ascs pwm coremp7 spi ac97 \
./amba_lcd_16x2_ctrlr \
./general_purpose/lpp_AMR \
./general_purpose/lpp_balise \
./general_purpose/lpp_delay \
./lpp_bootloader \
./lpp_cna \
pellion
Save
r399 ./dsp/lpp_fft_rtax \
pellion
up
r340 ./lpp_uart \
./lpp_usb \
FILESKIP = i2cmst.vhd \
APB_MULTI_DIODE.vhd \
APB_MULTI_DIODE.vhd \
Top_MatrixSpec.vhd \
APB_FFT.vhd
include $(GRLIB)/bin/Makefile
include $(GRLIB)/software/leon3/Makefile
################## project specific targets ##########################