##// END OF EJS Templates
Mise a jour Projets blanc
Mise a jour Projets blanc

File last commit:

r100:fc97c34d69e3 martin
r100:fc97c34d69e3 martin
Show More
modelsim.ini
12 lines | 262 B | text/x-ini | IniLexer
[Library]
others = $MODEL_TECH/../modelsim.ini
proasic3 = C:/Actel/LIBERO~1.1/Designer/lib/modelsim/precompiled/vhdl/proasic3
syncad_vhdl_lib = C:\Actel\LIBERO~1.1\Designer/lib/actel/syncad_vhdl_lib
[vcom]
VHDL93 = 1
[vsim]
IterationLimit = 5000