##// END OF EJS Templates
Add SDC constraint files for MINI-LFR board....
Add SDC constraint files for MINI-LFR board. To include those constraints, you must into design's makefile the : SDCFILE=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_synthesis.sdc SDC=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_place_and_route.sdc During the Libero flow, you must choice the MINI_LFR_synthesis.sdc file for the synthesis step, and the MINI_LFR_place_and_route.sdc file for the place and route step.

File last commit:

r407:fe963db0333b JC
r422:faba652a7177 JC
Show More
vhdlsyn.txt
16 lines | 220 B | text/plain | TextLexer
lpp_fft.vhd
actar.vhd
actram.vhd
CoreFFT.vhd
fft_components.vhd
fftDp.vhd
fftSm.vhd
primitives.vhd
twiddle.vhd
APB_FFT.vhd
Driver_FFT.vhd
FFT.vhd
FFTamont.vhd
FFTaval.vhd
Flag_Extremum.vhd
Linker_FFT.vhd