##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

Add SDC constraint files for MINI-LFR board....
Add SDC constraint files for MINI-LFR board. To include those constraints, you must into design's makefile the : SDCFILE=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_synthesis.sdc SDC=$(VHDLIB)/boards/$(BOARD)/MINI_LFR_place_and_route.sdc During the Libero flow, you must choice the MINI_LFR_synthesis.sdc file for the synthesis step, and the MINI_LFR_place_and_route.sdc file for the place and route step.
pellion - - Load All Authors

File last commit:

r407:fe963db0333b JC
r422:faba652a7177 JC
Show More
dirs.txt
28 lines | 471 B | text/plain | TextLexer
/ lib / lpp / dirs.txt
History | Annotation | Raw |Copy content |Copy permalink
./amba_lcd_16x2_ctrlr
./general_purpose
./general_purpose/lpp_AMR
./general_purpose/lpp_balise
./general_purpose/lpp_delay
./lpp_amba
./dsp/iir_filter
./dsp/lpp_downsampling
./dsp/lpp_fft
./dsp/lpp_fft_rtax
./lfr_time_management
./lpp_ad_Conv
./lpp_bootloader
./lpp_cna
./lpp_spectral_matrix
./lpp_demux
./lpp_Header
./lpp_matrix
./lpp_memory
./lpp_dma
./lpp_uart
./lpp_usb
./lpp_waveform
./lpp_top_lfr
./lpp_Header
./lpp_leon3_soc
./lpp_debug_lfr
./lpp_sim/CY7C1061DV33