HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · lib/lpp/Rocket_PCM_Encoder/MinF_Cntr.vhd

Renamed em-LeonLPP-A3PE3kL-v3-core1 boards in LFR-EM boards...

Renamed em-LeonLPP-A3PE3kL-v3-core1 boards in LFR-EM boards Renamed LFR-em-WFP_MS designs in SOLO_LFR_LFR-EM designs Updated LFR-EM boards constraints => PDC file => SDC file for the place and route Updated SOLO_LFR_LFR-EM designs => added DATA_SHAPING_SATURATION in LPP_FILTER => changed boards number : LPP_LFR_BOARD_LFR_EM & X"015B"

jeandet - - Load All Authors

File last commit:

r168:0b190be76d60 alexis


                r662:f19abbf47ea7

SOLO_LFR_01-5B (LFR-EM) default

Download file

             MinF_Cntr.vhd
        
                    68 lines
            
             | 851 B
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / lib / lpp / Rocket_PCM_Encoder / MinF_Cntr.vhd
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      -- MinF_Cntr.vhd

      library IEEE;

      use IEEE.std_logic_1164.all;

      use IEEE.numeric_std.all;

      entity MinF_Cntr is

      generic(MinFCount   :   integer := 64);

      port(

          clk     :   in  std_logic;

          reset   :   in  std_logic;

          Cnt_out :   out integer range 0 to MinFCount-1

      );

      end entity;

      architecture ar_MinF_Cntr of MinF_Cntr is

      signal  Cnt_int     :   integer range 0 to MinFCount-1 := 0;

      signal  MinF_reg    :   std_logic := '0';

      begin

      Cnt_out <=  Cnt_int;

      process(clk,reset)

      begin

          if reset = '0' then

              Cnt_int <= 0;

          elsif clk'event and clk = '1' then

              if Cnt_int = MinFCount -1 then

                  Cnt_int     <=  0;

              else

                  Cnt_int     <=  Cnt_int + 1;

              end if;

          end if;

      end process;

      end ar_MinF_Cntr;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

				-- MinF_Cntr.vhd
				library IEEE;
				use IEEE.std_logic_1164.all;
				use IEEE.numeric_std.all;




				entity MinF_Cntr is
				generic(MinFCount : integer := 64);
				port(
				clk : in std_logic;
				reset : in std_logic;
				Cnt_out : out integer range 0 to MinFCount-1
				);
				end entity;



				architecture ar_MinF_Cntr of MinF_Cntr is

				signal Cnt_int : integer range 0 to MinFCount-1 := 0;
				signal MinF_reg : std_logic := '0';

				begin

				Cnt_out <= Cnt_int;

				process(clk,reset)
				begin
				if reset = '0' then
				Cnt_int <= 0;
				elsif clk'event and clk = '1' then
				if Cnt_int = MinFCount -1 then
				Cnt_int <= 0;
				else
				Cnt_int <= Cnt_int + 1;
				end if;
				end if;
				end process;
				end ar_MinF_Cntr;