##// END OF EJS Templates
LPP DMA v1.0.1...
LPP DMA v1.0.1 - Correction of bugs due to "AHB bursts and 1kB address boundary" - Add TB for DMA with a RTL model of the external RAM CYC1360C in designs/Projet-LeonLFR-AP3K-Sheldon_sim-all

File last commit:

r100:fc97c34d69e3 martin
r102:ecadbe9f5050 JC
Show More
top_synplify.qsf
12 lines | 520 B | text/plain | TextLexer
# Project-Wide Assignments
# ========================
#set_global_assignment -name ORIGINAL_QUARTUS_VERSION "4.1 SP2"
#set_global_assignment -name PROJECT_CREATION_TIME_DATE "16:13:08 DECEMBER 01, 2004"
# Explicitly disable TimeQuest since the GRLIB flow invokes the classical
# timing analyzer and USE_TIMEQUEST_TIMING_ANALYZER defaults to "ON"
# set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER "OFF"
set_global_assignment -name VQM_FILE synplify/top.edf
set_global_assignment -name TOP_LEVEL_ENTITY "top"