HG_REPOSITORIES/LPP/INSTRUMENTATION/USERS/PELLION/VHD_Lib Files · lib/lpp/Rocket_PCM_Encoder/Word_Cntr.vhd

Few fixes....

Few fixes. Whole LFR simulation WIP.

Alexis Jeandet - - Load All Authors

File last commit:

r219:df1aff8cd31b alexis


                r682:c53e1b6b3045

default

Download file

             Word_Cntr.vhd
        
                    74 lines
            
             | 1.1 KiB
            
                | text/x-vhdl
            
             |
                VhdlLexer
            
             / lib / lpp / Rocket_PCM_Encoder / Word_Cntr.vhd
          
                    History
                
                 |
                  Annotation
                 | Raw
                 |Copy content
                 |Copy permalink

      -- Word_Cntr.vhd

      library IEEE;

      use IEEE.std_logic_1164.all;

      use IEEE.numeric_std.all;

      entity Word_Cntr is

      generic(WordSize :integer := 8 ;N   :   integer := 144);

      port(

          Sclk    :   in  std_logic;

          reset   :   in  std_logic;

          WordClk :   out std_logic;

          Cnt_out :   out integer range 0 to N-1

      );

      end entity;

      architecture ar_Word_Cntr of Word_Cntr is

      signal  Cnt_int     :   integer range 0 to N-1 := 0;

      signal  Wcnt        :   integer range 0 to WordSize -1 ;

      begin

      Cnt_out <=  Cnt_int;

      process(Sclk,reset)

      begin

          if reset = '0' then

              Cnt_int <= 0;

              Wcnt    <=  0;

              WordClk <=  '0';

          elsif Sclk'event and Sclk = '1' then

              if Wcnt = WordSize - 1 then

                  if Cnt_int = N-1 then

                      Cnt_int <= 0;

                  else

                      Cnt_int <=  Cnt_int + 1;

                  end if;

                  Wcnt    <=  0;

                  WordClk <=  '1';

              else

                  Wcnt    <=  Wcnt + 1;

                  WordClk <=  '0';

              end if;

          end if;

      end process;

      end ar_Word_Cntr;

	Site-wide shortcuts
/	Use quick search box
g h	Goto home page
g g	Goto my private gists page
g G	Goto my public gists page
g 0-9	Goto bookmarked items from 0-9
n r	New repository page
n g	New gist page

	Repositories
g s	Goto summary page
g c	Goto changelog page
g f	Goto files page
g F	Goto files page with file search activated
g p	Goto pull requests page
g o	Goto repository settings
g O	Goto repository access permissions settings
t s	Toggle sidebar on some pages

				-- Word_Cntr.vhd
				library IEEE;
				use IEEE.std_logic_1164.all;
				use IEEE.numeric_std.all;




				entity Word_Cntr is
				generic(WordSize :integer := 8 ;N : integer := 144);
				port(
				Sclk : in std_logic;
				reset : in std_logic;
				WordClk : out std_logic;
				Cnt_out : out integer range 0 to N-1
				);
				end entity;



				architecture ar_Word_Cntr of Word_Cntr is

				signal Cnt_int : integer range 0 to N-1 := 0;
				signal Wcnt : integer range 0 to WordSize -1 ;

				begin

				Cnt_out <= Cnt_int;

				process(Sclk,reset)
				begin
				if reset = '0' then
				Cnt_int <= 0;
				Wcnt <= 0;
				WordClk <= '0';
				elsif Sclk'event and Sclk = '1' then
				if Wcnt = WordSize - 1 then
				if Cnt_int = N-1 then
				Cnt_int <= 0;
				else
				Cnt_int <= Cnt_int + 1;
				end if;
				Wcnt <= 0;
				WordClk <= '1';
				else
				Wcnt <= Wcnt + 1;
				WordClk <= '0';
				end if;
				end if;
				end process;
				end ar_Word_Cntr;