##// END OF EJS Templates
update test design Validation_CIC_LFR (and lib\lpp\chirp simulation IP)
update test design Validation_CIC_LFR (and lib\lpp\chirp simulation IP)

File last commit:

r129:8459a437c1f1 alexis
r634:b5a2eca6bf42 simu_with_Leon3
Show More
prom.cmd
8 lines | 270 B | application/x-dos-batch | BatchLexer
setMode -bs
setCable -port auto
identify -inferir
attachflash -position 1 -spi "W25Q64BV"
assignFile -p 1 -file "xilinx-sp601-xc6slx16.mcs"
assignfiletoattachedflash -position 1 -file "xilinx-sp601-xc6slx16.mcs"
program -p 1 -dataWidth 4 -spionly -e -v -loadfpga
quit