##// END OF EJS Templates
HG_REPOSITORIES » LPP » INSTRUMENTATION » USERS » PELLION » VHD_Lib
RSS

Clone from http://pc-instru.lpp.polytechnique.fr:5000/VHD_Lib

DAC CAL input data via fifo
DAC CAL input data via fifo
pellion - - Load All Authors

File last commit:

r110:ff6ca9d2a8d8 JC
r262:b51052768d7e martin
Show More
tsmc13.rc
8 lines | 309 B | text/x-stsrc | TextLexer
/ designs / Projet-LeonLFR-A3P3K-Sheldon / tsmc13.rc
History | Annotation | Raw |Copy content |Copy permalink
set_attribute lib_search_path {. /usr/local/synlibs/TSMG13F210D3_1.1/lib}
set_attribute library {"tsmg13f210t3_wc_108V_125C.lib" "/home/jiri/ibm/vhdl/temic/atc18/allmem.lib" } /
include leon3mp.rc
include atc18cond.rc
define_clock -period 5000 -name clock1 clk
synthesize -to_mapped
report_area
report_timing