##// END OF EJS Templates
Update SOLO_LFR_LFR-EM timings constraints...
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)

File last commit:

r524:cca844e6506f JC
r674:b0efa9138022 default
Show More
vhdlsyn.txt
2 lines | 36 B | text/plain | TextLexer
lpp_leon3_soc_pkg.vhd
leon3_soc.vhd