##// END OF EJS Templates
Update SOLO_LFR_LFR-EM timings constraints...
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)

File last commit:

r500:50f24bdc968c JC
r674:b0efa9138022 default
Show More
run_add_sub.do
12 lines | 248 B | text/x-stata | StataLexer
vcom -quiet -93 -work lpp ../../lib/lpp/dsp/cic/cic_pkg.vhd
vcom -quiet -93 -work lpp ../../lib/lpp/dsp/cic/cic_lfr_add_sub.vhd
vcom -quiet -93 -work work tb_cic_lfr_add_sub.vhd
vsim work.testbench
log -r *
do wave_add_sub.do
run -all