##// END OF EJS Templates
Update SOLO_LFR_LFR-EM timings constraints...
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)

File last commit:

r656:a69a331fccb2 SOLO_LFR_01-5A (MINI-LFR) default
r674:b0efa9138022 default
Show More
run.do
10 lines | 154 B | text/x-stata | StataLexer
vcom -quiet -93 -work work MINI_LFR_top.vhd
vcom -quiet -93 -work work testbench.vhd
vsim work.testbench
log -r *
do wave.do
run 65 ms