##// END OF EJS Templates
Update SOLO_LFR_LFR-EM timings constraints...
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)

File last commit:

r639:5ffe6bd0368c default
r674:b0efa9138022 default
Show More
systest.c
18 lines | 307 B | text/x-c | CLexer
main()
{
report_start();
// svgactrl_test(0x80000600, 1, 0, 0x40200000, -1, 0, 0);
base_test();
/*
greth_test(0x80000e00);
spw_test(0x80100A00);
spw_test(0x80100B00);
spw_test(0x80100C00);
svgactrl_test(0x80000600, 1, 0, 0x40200000, -1, 0, 0);
*/
report_end();
}