##// END OF EJS Templates
Update SOLO_LFR_LFR-EM timings constraints...
Update SOLO_LFR_LFR-EM timings constraints (due to the fact that we used a A3PE3000L FPGA on the LFR-EM board)

File last commit:

r661:9097fee4c1b6 default
r674:b0efa9138022 default
Show More
Makefile.inc
11 lines | 182 B | text/x-povray | MakefileLexer
TECHNOLOGY=Spartan6
ISETECH="Spartan6"
PACKAGE=ftg256
PART=XC6SLX25
SPEED=-3
SYNFREQ=25
MANUFACTURER=Xilinx
MGCPART=XC6SLX25$(PACKAGE)
MGCTECHNOLOGY=SPARTAN-6
MGCPACKAGE=$(PACKAGE)