##// END OF EJS Templates
temp : update ADC driver...
temp : update ADC driver - conversion part clocked by clk_49 (49.152 MHz) - cnv_clk = clk_49.152/100 with duty cycle of 50% - 3 period for each Ren, - Data sampling during the 2nd cycle of Ren, - each 2 data input, 1 data output (@)

File last commit:

r439:051c08efe9e3 JC
r594:a9702b7364d2 simu_with_Leon3
Show More
vhdlsyn.txt
15 lines | 426 B | text/plain | TextLexer
lpp_waveform_pkg.vhd
lpp_waveform.vhd
lpp_waveform_burst.vhd
lpp_waveform_fifo_withoutLatency.vhd
lpp_waveform_fifo_latencyCorrection.vhd
lpp_waveform_fifo.vhd
lpp_waveform_fifo_arbiter.vhd
lpp_waveform_fifo_ctrl.vhd
lpp_waveform_fifo_headreg.vhd
lpp_waveform_snapshot.vhd
lpp_waveform_snapshot_controler.vhd
lpp_waveform_genaddress.vhd
lpp_waveform_dma_genvalid.vhd
lpp_waveform_fifo_arbiter_reg.vhd
lpp_waveform_fsmdma.vhd