##// END OF EJS Templates
temp : update ADC driver...
temp : update ADC driver - conversion part clocked by clk_49 (49.152 MHz) - cnv_clk = clk_49.152/100 with duty cycle of 50% - 3 period for each Ren, - Data sampling during the 2nd cycle of Ren, - each 2 data input, 1 data output (@)

File last commit:

r363:453f650415b6 JC
r594:a9702b7364d2 simu_with_Leon3
Show More
vhdlsyn.txt
5 lines | 127 B | text/plain | TextLexer
spectral_matrix_package.vhd
MS_calculation.vhd
MS_control.vhd
spectral_matrix_switch_f0.vhd
spectral_matrix_time_managment.vhd